This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate
data sheet of the same number for guaranteed specification limits.
1
www.vishay.com
Vishay Siliconix
SPICE Device Model Si8435DB
Document Number: 74146
S-52479
Rev. A, 12-Dec-05
Dual P-Channel 20-V (D-S) MOSFET
CHARACTERISTICS
P-Channel Vertical DMOS
Macro Model (Subcircuit Model)
Level 3 MOS
Apply for both Linear and Switching Application
Accurate over the -55 to 125C Temperature Range
Model the Gate Charge, Transient, and Diode Reverse Recovery
Characteristics
DESCRIPTION
The attached spice model describes the typical electrical
characteristics of the p-channel vertical DMOS. The subcircuit
model is extracted and optimized over the
-55 to 125C
temperature ranges under the pulsed 0-V to 5-V gate drive. The
saturated output impedance is best fit at the gate bias near the
threshold voltage.
A novel gate-to-drain feedback capacitance network is used to model
the gate charge characteristics while avoiding convergence difficulties
of the switched C
gd
model. All model parameter values are optimized
to provide a best fit to the measured electrical data and are not
intended as an exact physical interpretation of the device.
SUBCIRCUIT MODEL SCHEMATIC
2
Vishay Siliconix
SPICE Device Model Si8435DB
www.vishay.com
Document Number: 74145
S-52479
Rev. A, 12-Dec-05
SPECIFICATIONS (T
J
= 25
C UNLESS OTHERWISE NOTED)
Parameter Symbol
Test
Condition
Simulated
Data
Measured
Data
Unit
Static
Gate Threshold Voltage
V
GS(th)
V
DS
= V
GS
, I
D
=
-250 A
0.80 V
On-State Drain Current
a
I
D(on)
V
DS
-5 V, V
GS
=
-4.5 V
60 A
V
GS
=
-4.5 V, I
D
=
-3.3 A
0.063 0.060
V
GS
=
-2.5 V, I
D
=
-2.8 A
0.082 0.083
Drain-Source On-State Resistance
a
r
DS(on)
V
GS
=
-1.8 V, I
D
=
-0.76 A
0.107 0.108
Forward Transconductance
a
g
fs
V
DS
=
-10 V, I
D
=
-3.3 A
11 9 S
Diode Forward Voltage
a
V
SD
I
S
=
-1 A, V
GS
= 0 V
-0.78
-0.80
V
Dynamic
b
Total Gate Charge
Q
g
5
5.5
Gate-Source Charge
Q
gs
0.75
0.75
Gate-Drain Charge
Q
gd
V
DS
=
-10 V, V
GS
=
-4.5 V, I
D
=
-4.6 A
1.5 1.5
nC
Notes
a. Pulse test; pulse width
300 s, duty cycle 2%.
b. Guaranteed by design, not subject to production testing.
3
Vishay Siliconix
SPICE Device Model Si8435DB
www.vishay.com
Document Number: 74145
S-52479
Rev. A, 12-Dec-05
COMPARISON OF MODEL WITH MEASURED DATA (T
J
=25
C UNLESS OTHERWISE NOTED)
PDF 
ZIP