ChipFind - документация

Электронный компонент: VSC7153

Скачать:  PDF   ZIP
VSC7153
24-PHY 1.5 and 3.0 Gbps SAS Edge/Fanout Expander with
Table Routing and SSP Engine
General Description:
The VSC7153 is a 24-PHY Serial Attached SCSI (SAS) edge/fanout
expander targeted at embedded applications in the midrange and
enterprise storage environments. It offers an attractive technology
upgrade for systems currently employing parallel SCSI technology
with substantial reliance on SCSI-centric applications software or
management solutions. The VSC7153 provides active port
expansion (as defined by the ANSI T10 Serial Attached SCSI 1.0
and 1.1 specifications) for up to 24 connecting PHYs, with
connections made via an internal non-blocking cross-bar matrix.
Programmable output de-emphasis and input signal equalization on
a per-port basis ensure consistent high signal quality in lengthy
backplanes or cable infrastructures. The on-board CPU serves as an
SMP management application client with full in-band SES
enclosure management functions using an integrated SSP virtual
PHY.
Features:
24 SAS Expander PHYs with integrated SerDes
Each PHY can operate independently at 1.5 or 3.0 Gbps
Configurable as a SAS Fanout or Edge Expander
Non-blocking switch architecture (any PHY to any PHY
connectivity)
Table Routing (up to 320 Destination Addresses)
SMP and SSP Virtual PHY with Initiator and Target
Capability
Embedded Enclosure Management Processor (Stanford-1 32
bit RISC) for local control and SES functions
Four operating modes: parallel master, parallel slave, two-wire
serial interface slave, and SPI master modes.
Automatic PHY Speed Detection and Negotiation
Serial ATA Drive support via internal STP/SATA Bridging
Functions (1 per PHY)
Programmable Output De-Emphasis and Input Signal
Equalization Levels
3.3V, 1.8V and 1.2V Power
486-Pin, 31x31 mm, Tape-SuperBGA
Block Diagram:
Internal Virtual PHY
Management
Function
Management CPU
Expander and Enclosure
Management
Expander
Function
Two-Wire Serial
Interfaces
UART
Interfaces
SPI Interface
GPIOs
JTAG Interface
PHY 0
PHY 1
PHY 24
VSC7154
36-PHY 1.5 and 3.0 Gbps SAS Edge/Fanout Expander with
Table Routing and SSP Engine
General Description:
The VSC7154 is a 36-PHY Serial Attached SCSI (SAS) edge/fanout
expander targeted at embedded applications in the midrange and
enterprise storage environments. It offers an attractive technology
upgrade for systems currently employing parallel SCSI technology
with substantial reliance on SCSI-centric applications software or
management solutions. The VSC7154 provides active port
expansion (as defined by the ANSI T10 Serial Attached SCSI 1.0
and 1.1 specifications) for up to 36 connecting PHYs, with
connections made via an internal non-blocking cross-bar matrix.
Programmable output de-emphasis and input signal equalization on
a per-port basis ensure consistent high signal quality in lengthy
backplanes or cable infrastructures. The on-board CPU serves as an
SMP management application client with full in-band SES
enclosure management functions using an integrated SSP virtual
PHY.
Features:
36 SAS Expander PHYs with integrated SerDes
Each PHY can operate independently at 1.5 or 3.0 Gbps
Automatic PHY Speed Detection and Negotiation
Serial ATA Drive support via internal STP/SATA Bridging
Functions (1 per PHY)
Programmable Output De-Emphasis and Input Signal
Equalization Levels (per port)
Wide-port support ( up to n PHYs wide)
Configurable as a SAS Fanout or Edge Expander
Non-blocking switch architecture (any PHY to any PHY
connectivity)
Table Routing (up to 320 Destination Addresses)
SMP and SSP Virtual PHY with Initiator and Target
Capability
Embedded Enclosure Management Processor (Stanford-1 32
bit RISC) for local control and SES functions
Four operating modes: parallel master, parallel slave, two-wire
serial interface slave, and SPI master modes.
3.3V, 1.8V and 1.2V Power
564-Pin, 35x35 mm, TSBGA
Block Diagram:
Internal Virtual PHY
Management
Function
Management CPU
Expander and Enclosure
Management
Expander
Function
Two-Wire Serial
Interfaces
UART
Interfaces
SPI Interface
GPIOs
JTAG Interface
PHY 0
PHY 1
PHY 36
VSC7155
18-PHY 1.5 and 3.0 Gbps SAS Edge Expander with Table
Routing and SSP Engine
General Description:
The VSC7155 is an 18-PHY Serial Attached SCSI (SAS)
edge/fanout expander targeted at embedded applications in the
midrange and enterprise storage environments. It offers an attractive
technology upgrade for systems currently employing parallel SCSI
technology with substantial reliance on SCSI-centric applications
software or management solutions. The VSC7155 provides active
port expansion (as defined by the ANSI T10 Serial Attached SCSI
1.0 and 1.1 specifications) for up to 18 connecting PHYs, with
connections made via an internal non-blocking cross-bar matrix.
Programmable output de-emphasis and input signal equalization on
a per-port basis ensure consistent high signal quality in lengthy
backplanes or cable infrastructures. The on-board CPU serves as an
SMP management application client with full in-band SES
enclosure management functions using an integrated SSP virtual
PHY.
Features:
18 SAS Expander PHYs with integrated SerDes
Each PHY can operate independently at 1.5 or 3.0 Gbps
Automatic PHY Speed Detection and Negotiation
Programmable Output De-Emphasis and Input Signal
Equalization Levels (per port)
Serial ATA Drive support via internal STP/SATA Bridging
Functions (1 per PHY)
Wide-port support ( up to n PHYs wide)
Configurable as a SAS Fanout or Edge Expander
Non-blocking switch architecture (any PHY to any PHY
connectivity)
Table Routing (up to 160 Destination Addresses)
SMP and SSP Virtual PHY with Initiator and Target
Capability
Embedded Enclosure Management Processor (Stanford-1 32
bit RISC) for local control and SES functions
Four operating modes: parallel master, parallel slave, two-wire
serial interface slave, and SPI master.
3.3V, 1.8V and 1.2V Power
448-Pin, 23x23 mm, TEPBGA2
Block Diagram:
Internal Virtual PHY
Management
Function
Management CPU
Expander and Enclosure
Management
Expander
Function
Two-Wire Serial
Interfaces
UART
Interfaces
SPI Interface
GPIOs
JTAG Interface
PHY 0
PHY 1
PHY 18