WESTERN DESIGN CENTER

W65C265S

March 1, 2000

WDC reserves the right to make changes at any time without
notice in order to improve design and supply the best possible
product. Information contained herein is provided gratuitously
and without liability, to any user. Reasonable efforts have been
made to verify the accuracy of the information but no
guarantee whatsoever is given as to the accuracy or as to its
applicability to particular uses. In every instance, it must be the
responsibility of the user to determine the suitability of the
products for each application. WDC products are not
authorized for use as critical components in life support devices
or systems. Nothing contained herein shall be construed as a
recommendation to use any product in violation of existing
patents or other rights of third parties. The sale of any WDC
product is subject to all WDC Terms and Conditions of Sales
and Sales Policies, copies of which are available upon request.

Copyright (C) 1981-2001The Western Design Center, Inc. All
rights reserved, including the right of reproduction in whole or
in part in any form.

WESTERN DESIGN CENTER

W65C265S

March 1, 2000

TABLE OF CONTENTS

INTRODUCTION

SECTION 1 W65C265S FUNCTION DESCRIPTION

1.1

The W65C816S Static 16-bit Microprocessor Core

1.2

8K x 8 ROM

1.3

576 x 8 RAM

1.4

Bus Control Register

Table 1-1 BCR7 and BE Control

Figure 1-1 BE Timing Relative to RESB Input

Figure 1-2 Bus Control Register

1.5

The Timers

Table 1-2 The Timer Functions

Figure 1-3 Timer Control Register

Figure 1-4 Timer Enable Register

1.6

Interrupt Flag Registers

1.7

Interrupt Enable Registers

Figure 1-5 Timer Interrupt Enable Register and Timer Interrupt Flag Register

Figure 1-6 Edge Interrupt Enable Register and Edge Interrupt Flag Register

Figure 1-7 UART Interrupt Enable Register and UART Interrupt Flag Reg.

1.8

Asynchronous I/O Data Rate Generation

1.9

Universal Asynchronous Receiver/Transmitters

Figure 1-8 Asynchronous Transmitter Mode with Parity

Figure 1-9 Asynchronous Data Timing for 7-bit Data without Parity

Figure 1-10 ACSRx Bit Assignments

1.10

The Parallel Interface Bus

Figure 1-11 The PIB Registers

Figure 1-12 Parallel Interface Bus Enable and Flag Registers

1.11

Twin Tone Generators

Figure 1-13 Tone Generator Block Diagram

Table 1-4 Comm. Freq. Generated by the Tone Generator Timers 5 and 6

1.12

Processor Defined Cache Control

Figure 1-14 System Speed Control Register

Figure 1-15 System Speed Change Timing Diagram

1.13

Programming Model and Memory Map

Figure 1-16 W65C816S Programming Model and Memory Map

Table 1-5 System Memory Map

Table 1-6A I/O Register Memory Map

Table 1-6B Control and Status Register Memory Map

Table 1-6C Timer Register Memory Map

Table 1-6D Communication Register Memory Map

Table 1-7A Emulation Mode Vector Table

Table 1-7B Native Mode Vector Table

Table 1-8A W65C265S 84 Lead Pin Map

WESTERN DESIGN CENTER

W65C265S

March 1, 2000

SECTION 2 PIN FUNCTION DESCRIPTION

Figure 2-1 W65C265S Interface Diagram

Figure 2-2 W65C265S 84 Lead Chip Carrier Pinout

Figure 2-3 W65C265S 100 Lead Quad Flat Pack Pinout

2.1

Write Enable

2.2

RUN and SYNC outputs with WAI and STP defined

2.3

Phase 2 Clock Output

2.4

Clock Inputs

2.5

Bus Enable and RDY Input

Figure 2-5 BE Timing Relative to PHI2

2.6

Reset Input/Output

2.7

Positive Power Supply

2.8

Internal Logic Ground

2.9

I/O Port Pins

2.10

Address Bus

2.11

Data Bus

2.12

Positive Edge Interrupt inputs

2.13

Negative Edge Interrupt inputs

2.14

Chip Select outputs

2.15

Level Sensitive Interrupt Request input

2.16

Non-Maskable Edge and ABORT Interrupt Input

2.17

Asynchronous Receiver Inputs/Transmitter Outputs

2.18

Timer 4 Input and Output

2.19

Bus Available/Disable Output Data

2.20

Tone Generator Outputs

2.21

Parallel Interface Bus

2.22

Pulse Width Measurement Input

SECTION 3 TIMING, AC AND DC CHARACTERISTICS

3.1

Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

3.2

DC Characteristics

Table 3-2 DC Characteristics

3.3

AC Characteristics

Table 3-3 AC Characteristics

3.4

AC Parameters

Table 3-4 AC Parameters

3.5

AC Timing Diagram Notes

3.6

AC Timing Diagrams

Figure 3-1 AC Timing Diagram #1

Figure 3-2 AC Timing Diagram #2

Figure 3-3 AC Timing Diagram #3

Figure 3-4 AC Timing Diagram #4

WESTERN DESIGN CENTER

W65C265S

March 1, 2000

SECTION 4 ORDERING INFORMATION

SECTION 5 APPLICATION INFORMATION

5.1

W65C265S Block Diagrams

Figure 5-1 W65C265S Block Diagram

Figure 5-2 W65C265S Interrupt Controller Block Diagram

Figure 5-3 W65C265S Timers 0-7 Block Diagram

Figure 5-4 W65C265S UART Block Diagram

Figure 5-5 W65C265S Parallel Interface Bus Diagram

Figure 5-6 W65C265S Tone Generator Block Diagram

5.2

W65C265DB Developer Board

Figure 5-7 W65C265DB Developer Board

5.3

External ROM Startup with W65C265S Mask ROM

5.4

Recommended clock and fclock Oscillators

Figure 5-8 Oscillator Circuit

Figure 5-9 Circuit Board Layout for Oscillator

Figure 5-10 Resonator Circuit

Электронный компонент: W65C265S8PL-8