ChipFind - документация

Электронный компонент: EDI8F32259C25MNC

Скачать:  PDF   ZIP
1
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
The EDI8F32259C is a high speed 8Mb Static RAM
module organized as 256K words by 32 bits. This module
is constructed from eight 256Kx4 Static RAMs in SOJ
packages on an epoxy laminate (FR4) board.
Four chip enables (E# - E3#) are used to independently
enable the four bytes. Reading or writing can be executed
on individual bytes or any combination of multiple bytes
through proper use of selects.
The EDI8F32259C is offered in 72 pin ZIP/SIMM package
which enables eight megabits of memory to be placed in
less than 1.3 square inches of board space.
All inputs and outputs are TTL compatible and operate from
a single 5V supply. Fully asynchronous circuitry requires
no clocks or refreshing for operation and provides equal
access and cycle times for ease of use.
The ZIP and SIMM modules contain four PD (Presence
Detect) pins which are used to identify module memory
density in applications where alternate modules can be
interchanged.
FEATURES
256Kx32 bit CMOS Static RAM
Access Times: 15, 20, and 25ns
Individual Byte Selects
Fully Static, No Clocks
TTL Compatible I/O
High Density Package with JEDEC Standard
Pinouts
72 Pin SIMM No. 175 (Angle)
72 Pin ZIP No. 176
72 Pin SIMM, No. 354 (Straight)
Single +5V (10%) Supply Operation
PIN NAMES
FIG. 1 PIN CONFIGURATIONS AND BLOCK DIAGRAM
256Kx32 STATIC RAM CMOS, HIGH SPEED MODULE
A-A17
Address Inputs
E#-E3#
Chip Enables
W#
Write Enables
G#
Output Enable
DQ-DQ31 Common Data Input/Output
V
CC
Power (+5V10%)
V
SS
Ground
DESCRIPTION
PD 1,2 = V
SS
PD 3,4 = Open
NC
NC
PD3
PD4
V
SS
PD1
PD2
DQ0
DQ8
DQ1
DQ9
DQ2
DQ10
DQ3
DQ11
V
CC
A0
A7
A1
A8
A2
A9
DQ12
DQ4
DQ13
DQ5
DQ14
DQ6
DQ15
DQ7
V
SS
W#
A15
A14
E2#
E1#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
E4#
E3#
A17
A16
G#
V
SS
DQ24
DQ16
DQ25
DQ17
DQ26
DQ18
DQ27
DQ19
A3
A10
A4
A11
A5
A12
V
CC
A13
A6
DQ20
DQ28
DQ21
DQ29
DQ22
DQ30
DQ23
DQ31
V
SS
NC
NC
NC
NC
A0 - A17
W#
G#
E0#
E1#
E2#
E3#
DQ0 - DQ3
DQ8 - DQ11
DQ16 - DQ19
DQ24 - DQ27
256K
X 4
256K
X 4
256K
X 4
256K
X 4
256K
X 4
256K
X 4
256K
X 4
256K
X 4
DQ4 - DQ7
DQ12 - DQ15
DQ20 - DQ23
DQ28 - DQ31
2
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to V
SS
-0.5V to 7.0V
Operating Temperature TA (Ambient)
Commercial
Industrial
0C to +70C
-40C to +85C
Storage Temperature, Plastic
-55C to +125C
Power Dissipation
7.5 Watt
Output Current
20 mA
*Stress greater than those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions greater than those indicated
in the operational sections of this specifi cation is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
RECOMMENDED DC OPERATING CONDITIONS
Parameter
Sym
Min
Typ
Max
Units
Supply Voltage
V
CC
4.5
5.0
5.5
V
Supply Voltage
V
SS
0
0
0
V
Input High Voltage
V
IH
2.2
--
V
CC
+0.3V
V
Input Low Voltage
V
IL
-0.3
--
0.8
V
AC TEST CONDITIONS
Input Pulse Levels
V
SS
to 3.0V
Input Rise and Fall Times
5ns
Input and Output Timing Levels
1.5V
Output Load
1TTL, CL = 30pF
(note: For TEHQZ,TGHQZ and TWLQZ, CL = 5pF)
TRUTH TABLE
E#
W#
G#
Mode
Output
Power
H
X
X
Standby
HIGH Z
I
CC3
L
H
L
Read
DOUT
I
CC1
L
L
X
Write
DIN
I
CC1
L
H
H
Output Deselect
HIGH Z
I
CC1
CAPACITANCE
(f=1.0MH
Z
, V
IN
=V
CC
or V
SS
)
Parameter
Sym
Max
Unit
Address Lines
CI
60
pF
Data Lines
CD/Q
20
pF
Chip Enable Line
CC
20
pF
Write Control Line
CN
60
pF
These parameters are sampled, not 100% tested.
DC ELECTRICAL CHARACTERISTICS
Parameter
Sym
Conditions
Min
Max
Units
ns
15-25
Operating Power Supply Current
I
CC1
W3, E# = V
IL
, I I/O = 0mA, Min Cycle
--
800
mA
Standby (TTL) Power Supply Current
I
CC2
E# V
IH
, V
IN
V
IL
or V
IN
V
IH
--
240
mA
Full Standby Power Supply Current
CMOS
I
CC3
E# V
CC
-0.2V
V
IN
V
CC
-0.2V or V
IN
0.2V
--
40
mA
Input Leakage Current
I
LI
V
IN
= 0V to V
CC
--
80
A
Output Leakage Current
I
LO
V I/O = 0V to V
CC
--
20
A
Output High Voltage
V
OH
I
OH
= -4.0mA
2.4
--
V
Output Low Voltage
V
OL
I
OL
= 8.0mA
--
0.4
V
*Typical: T
A
= 25C, V
CC
= 5.0V
3
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
FIG. 3 READ CYCLE 2 - W# HIGH
FIG. 2 READ CYCLE 1 - W# HIGH, G#, E# LOW
AC CHARACTERISTICS READ CYCLE
Parameter
Symbol
15ns
20ns
25ns
Units
JEDEC
Alt.
Min
Max
Min
Max
Min
Max
Read Cycle Time
t
AVAV
t
RC
15
20
25
ns
Address Access Time
t
AVQV
t
AA
15
20
25
ns
Chip Enable Access
t
ELQV
t
ACS
15
20
25
ns
Chip Enable to Output in Low Z (1)
t
ELQX
t
CLZ
3
3
3
ns
Chip Disable to Output in High Z (1)
t
EHQZ
t
CHZ
7
9
9
ns
Output Hold from Address Change
t
AVQX
t
OH
3
3
3
ns
Output Enable to Output Valid
t
GLQV
t
OE
7
9
9
ns
Output Enable to Output in Low Z (1)
t
GLQX
t
OLZ
0
0
0
ns
Output Disable to Output in High Z (1)
t
GHQZ
t
OHZ
7
9
9
ns
Note 1: Parameter guaranteed, but not tested.
ADDRESS 1
ADDRESS 2
t
AVAV
DATA 1
DATA 2
t
AVQV
t
AVQX
A
Q
t
GHQZ
t
ELQV
t
ELQX
E#
G#
Q
t
EHQZ
A
t
AVAV
t
GLQV
t
GLQX
t
AVQV
4
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
AC CHARACTERISTICS WRITE CYCLE
Parameter
Symbol
15ns
20ns
25ns
Units
JEDEC
Alt.
Min
Max
Min
Max
Min
Max
Write Cycle Time
t
AVAV
t
WC
15
20
25
ns
Chip Enable to End of Write
t
ELWH
t
WLEH
t
CW
t
CW
12
12
14
14
14
14
ns
ns
Address Setup Time
t
AVWL
t
AVEL
t
AS
t
AS
0
0
0
0
0
0
ns
ns
Address Valid to End of Write
t
AVWH
t
AVEH
t
AW
t
AW
12
12
14
14
14
14
ns
ns
Write Pulse Width
t
WLWH
t
ELEH
t
WP
t
WP
12
12
14
14
14
14
ns
ns
Write Recovery Time
t
WHAX
t
EHAX
t
WR
t
WR
0
0
0
0
0
0
ns
ns
Data Hold Time
t
WHDX
t
EHDX
t
DH
t
DH
3
3
3
3
3
3
ns
ns
Write to Output in High Z (1)
t
WLQZ
t
WHZ
0
7
0
9
0
9
ns
Data to Write Time
t
DVWH
t
DVEH
t
DW
t
DW
7
7
8
8
8
8
ns
ns
Output Active from End of Write (1)
t
WHQX
t
WLZ
3
3
3
ns
Note 1: Parameter guaranteed, but not tested.
5
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
FIG. 4 WRITE CYCLE 1 - W# CONTROLLED
FIG. 5 WRITE CYCLE 2 - E# CONTROLLED
E#
A
t
AVAV
t
ELWH
t
AVWH
t
WLWH
t
AVWL
t
WHAX
W#
HIGH Z
DATA VALID
t
WLQZ
t
WHQX
t
DVWH
t
WHDX
Q
D
A
t
AVEL
HIGH Z
t
AVAV
t
ELEH
E#
t
AVEH
t
EHAX
W#
t
WLEH
t
EHDX
t
DVEH
Q
DATA VALID
D
6
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
PACKAGE DESCRIPTION
PACKAGE NO. 175: 72 PIN ZIP
.360
MAX.
.100
TYP.
P1
.050
.050
3.865 MAX.
.020
.100 TYP.
.052 TYP.
.250 TYP.
.175
.125
.590
MAX.
NOT RECOMMENDED FOR NEW DESIGNS
ORDERING INFORMATION
Part Number
Speed (ns)
Package No.
EDI8F32259C15MNC
15
176
EDI8F32259C20MNC
20
176
EDI8F32259C25MNC
25
176
EDI8F32259C15MMC
15
354
EDI8F32259C20MMC
20
354
EDI8F32259C25MMC
25
354
EDI8F32259C15MZC
15
175
EDI8F32259C20MZC
20
175
EDI8F32259C25MZC
25
175
Note:
For
Gold
SIMM,
Change
from
EDI8F
to
EDI8G.
7
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
PACKAGE NO. 176: 72 PIN SIMM ANGLED
.250
P1
.062 R.
2.045
.125 DIA (2X)
.050 TYP.
.062 R.
.250
3.750
1.992
.400
.680
MAX.
.125
MIN.
.225
MIN.
.360
MAX.
4.225 MAX.
3.984
J1
J2
J3
J4
110
REV.#
.250
.062 R.
2.045
.050 TYP.
.062 R.
.250
3.750
1.992
.400
.680
MAX.
.125
MIN.
.225
MIN.
.360
MAX.
4.255 MAX.
3.984
.125 DIA (2X)
J1
J2
J3
J4
P1
110
REV.#
ALL DIMENSIONS ARE IN INCHES
PACKAGE NO. 354: 72 PIN SIMM STRAIGHT
8
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
EDI8F32259C
August 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specifi cations without notice.
White Electronic Designs
Document Title
256Kx32, Static RAM CMOS, High Speed Module
Revision History
Rev #
History
Release Date Status
Rev 0
Created
July 2006
Concept
Rev 3
3.1 Updated Access Timing Spec
3.2 Removed 12nc Option
3.3 Added new document title page
Aug. 2006