1
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
July 2002 Rev. 3A
ECO #15405
EDI8F81027C
The EDI8F81027C is an 8Mb CMOS Static RAM based on two
512Kx8 Static RAMs mounted on a multi-layered epoxy laminate
(FR4) substrate.
A low power version with data retention (EDI8F81027LP) is also
available.
All inputs and outputs are TTL compatible and operate from a
single 5V supply.
Fully asynchronous, the EDI8F81027C requires no clocks or
refreshing for operation.
FEATURES
n 1 Mx8 bit CMOS Static RAM
Access Times 55 through 100ns
Data Retention Function (EDI8F81027LP )
TTL Compatible Inputs and Outputs
Fully Static, No Clocks
n High Density Packaging
32 Pin DIP, No. 352
n Single +5V (10%) Supply Operation
P
IN
C
ONFIGURATIONS
AND
B
LOCK
D
IAGRAM
1Mx8 CMOS SRAM MONOLITHIC
DESCRIPTION
P
IN
N
AMES
A-A19
Address Inputs
E
Chip Enable
W
Write Enable
DQ-DQ7
Common Data Input/Output
VCC
Power (+5V10%)
VSS
Ground
NC
No Connection
2
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
July 2002 Rev. 3A
ECO #15405
EDI8F81027C
A
BSOLUTE
M
AXIMUM
R
ATINGS
*
R
ECOMMENDED
DC O
PERATING
C
ONDITIONS
DC E
LECTRICAL
C
HARACTERISTICS
*Typical: TA = 25C, VCC = 5.0V
C
APACITANCE
T
RUTH
T
ABLE
(f=1.0MHz, VIN=VCC or VSS)
AC T
EST
C
ONDITIONS
These parameters are sampled, not 100% tested.
*Stress greater than those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions greater than those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Voltage on any pin relative to VSS
-0.5V to 7.0V
Operating Temperature TA (Ambient)
Commercial
0C to +70C
Industrial
-40C to +85C
Storage Temperature
-55C to +125C
Power Dissipation
1 Watt
Output Current
20 mA
Parameter
Sym
Min
Typ
Max
Units
Supply Voltage
VCC
4.5
5.0
5.5
V
Supply Voltage
VSS
0
0
0
V
Input High Voltage
VIH
2.2
--
6.0
V
Input Low Voltage
VIL
-0.3
--
0.8
V
(note: For TEHQZ,TGHQZ and TWLQZ, CL = 5pF)
Input Pulse Levels
VSS to 3.0V
Input Rise and Fall Times
5ns
Input and Output Timing Levels
1.5V
Output Load
1TTL, CL =100pF
Parameter
Symbol
Conditions
Min
Typ*
Max
Units
Operating Power Supply Current
ICC1
W, E = VIL, II/O = 0mA,
--
85
140
mA
Min Cycle
Standby (TTL) Power Supply Current
ICC2
E VIH, VIN VIL
--
25
55
mA
VIN VIH
Full Standby Power Supply Current (CMOS)
ICC3
E VCC-0.2V
C
--
1.5
2
mA
VIN VCC-0.2V or VIN 0.2V
LP--
190
300
A
Input Leakage Current
ILI
VIN = 0V to VCC
-10
--
10
A
Output Leakage Current
ILO
V I/O = 0V to VCC
-10
--
10
A
Output High Voltage
VOH
IOH = -1.0mA
2.4
--
--
V
Output Low Voltage
VOL
IOL = 2.1mA
--
--
0.4
V
G
E
W
Mode
Output
Power
X
H
X
Standby
High Z
ICC2, ICC3
H
L
H
Output Deselect
High Z
ICC1
L
L
H
Read
DOUT
ICC1
X
L
L
Write
DIN
ICC1
Parameter
Sym
Max
Unit
Address Lines
CI
30
pF
Data Lines
CD/Q
43
pF
Chip Enable Line
CC
10
pF
Write and Output Enable Lines
CW
32
pF
3
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
July 2002 Rev. 3A
ECO #15405
EDI8F81027C
AC C
HARACTERISTICS
R
EAD
C
YCLE
R
EAD
C
YCLE
1 - W H
IGH
, E L
OW
R
EAD
C
YCLE
2 - W H
IGH
Note 1: Parameter guaranteed, but not tested.
Symbol
55ns
70ns
85ns
100ns
Parameter
JEDEC
Alt.
Min Max
Min
Max Min
Max Min
Max Units
Read Cycle Time
TAVAV
TRC
55
70
85
100
ns
Address Access Time
TAVQV
TAA
55
70
85
100
ns
Chip Enable Access Time
TELQV TACS
55
70
85
100
ns
Chip Enable to Output in Low Z (1)
TELQX TCLZ
5
5
5
5
ns
Chip Disable to Output in High Z (1)
TEHQZ TCHZ
25
30
35
40
ns
Output Hold from Address Change
TAVQX TOH
5
5
5
5
ns
ADDRESS 1
ADDRESS 2
TAVAV
DATA 1
DATA 2
TAVQV
TAVQX
A
Q
TGHQZ
TELQV
TELQX
E
G
Q
TEHQZ
A
TAVAV
TGLQV
TGLQX
TAVQV
4
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
July 2002 Rev. 3A
ECO #15405
EDI8F81027C
AC C
HARACTERISTICS
W
RITE
C
YCLE
Note 1: Parameter guaranteed, but not tested.
W
RITE
C
YCLE
1 - W C
ONTROLLED
Write Cycle
Symbol
55ns
70ns
85ns
100ns
Parameter
JEDEC
Alt.
Min Max
Min
Max Min
Max Min
Max Units
Write Cycle Time
TAVAV TWC
55
70
85
100
ns
Chip Enable to End of Write
TELWH TCW
50
65
70
80
ns
TELEH TCW
50
65
70
80
ns
Address Setup Time
TAVWL
TAS
0
0
0
0
ns
TAVEL
TAS
0
0
0
0
ns
Address Valid to End of Write
TAVWH TAW
50
65
70
80
ns
TAVEH TAW
50
65
70
80
ns
Write Pulse Width
TWLWH TWP
45
65
70
80
ns
TWLEH TWP45
65
70
80
ns
Write Recovery Time
TWHAX TWR
5
5
5
5
ns
TEHAX TWR
5
5
5
5
ns
Data Hold Time
TWHDX TDH
0
0
0
0
ns
TEHDX TDH
0
0
0
0
ns
Write to Output in High Z (1)
TWLQZ TWHZ
25
0
30
0
35
0
40
ns
Data to Write Time
TDVWH TDW
25
30
35
40
ns
TDVEH TDW
25
30
35
40
ns
Output Active from End of Write (1)
TWHQX TWLZ
5
5
5
5
ns
E
A
TAVAV
TELWH
TAVWH
TWLWH
TAVWL
TWHAX
W
HIGH Z
DATA VALID
TWLQZ
TWHQX
TDVWH
TWHDX
Q
D
5
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
July 2002 Rev. 3A
ECO #15405
EDI8F81027C
W
RITE
C
YCLE
2 E C
ONTROLLED
CC
TR
E
TCDR
E
=VDD-0.2V
VDD
4.5V
4.5V
D
ATA
R
ETENTION
- E C
ONTROLLED
D
ATA
R
ETENTION
C
HARACTERISTICS
(
LP VERSION ONLY
)
Note: Parameter guaranteed, but not tested
* Read Cycle Time
Characteristic
Sym
Test Conditions
VDD
Min
Typ
Max
Unit
70C
85C
Data Retention Voltage
VDD
2
--
--
--
V
Data Retention Quiescent Current
ICCDR
E VDD -0.2V
2V
--
100
130
A
VIN VDD -0.2V
3V
--
160
210
A
Chip Disable to Data Retention Time TCDR(1)
or VIN 0.2V
0
--
--
--
ns
Operation Recovery Time
TR (1)
TAVAV*
--
--
--
ns
A
TAVEL
HIGH Z
TAVAV
TELEH
E
TAVEH
TEHAX
W
TWLEH
TEHDX
TDVEH
Q
DATA VALID
D
6
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
July 2002 Rev. 3A
ECO #15405
EDI8F81027C
O
RDERING
I
NFORMATION
P
ACKAGE
N
O
. 352: 32 P
IN
DIP
P
ACKAGE
D
ESCRIPTION
Note: To order an Industrial grade product substitute the letter C in the Suffix with the letter I,
eg. EDI8F81027C70B6C becomes EDI8F81027C70B6I.
Standard Power
Low Power
Speed
Package
with Data Retention
(ns)
No.
EDI8F81027C55B6C
EDI8F81027LP55B6C
55
352
EDI8F81027C70B6C
EDI8F81027LP70B6C
70
352
EDI8F81027C85B6C
EDI8F81027LP85B6C
85
352
EDI8F81027C100B6C
EDI8F81027LP100B6C
100
352
ALL DIMENSIONS ARE IN INCHES
PDF 
ZIP