ChipFind - документация

Электронный компонент: FEA05

Скачать:  PDF   ZIP
August 2000 Rev. 3 - ECO #13123
1
PCMCIA Flash Memory Card
FEA Series
PC Card Products
Low cost Linear Flash Card
Single 5 Volt Supply (S5 devices)
or 5V Vcc / 12V Vpp (SA devices)
Based on Intel/Sharp Flash Components
- very low power in Sleep Mode
Fast Read Performance
- 100ns or 150ns Maximum Access Time
x8 Data Interface
High Performance Random Writes
- 10s Typical Byte Write Time
Automated Write and Erase Algorithms
- Intel Command Set
50A Typical Power-Down
100,000 Erase Cycles per Block
64K word symmetrical Block Architecture
PC Card Standard Type I Form Factor
The FEA Econo Flash card series offers a low cost and
high performance eight bit linear Flash solid state storage
solution for code/data storage and embedded applications.
Packaged in PCMCIA type I or a type I half-card housing,
the FEA card series is based on Intel/Sharp Flash memory
devices: 28F0004S5 (4Mb), 28F0008S5 (8Mb) or
28F016S5 (16Mb) for 5V only applications and
28F008SA (8Mb) for 5V/12V applications. Device codes
are A7h, A6h, AAh, and A2h respectively. Systems
should be able to recognize all codes. The PC Card form
factor offers an industry standard pinout and mechanical
outline, allowing density upgrades without system design
changes.
The FEA card series is designed as a simple x8 linear
array of Flash devices. The 512KB density cards are built
with 4 Mb components (5V only), 2MB and 4MB density
options may be built with either 8Mb or 16Mb
components, and the 8MB density cards are built with
16Mb components. All components have uniform
64Kbyte sectors and use identical embedded automated
write and erase algorithms. The 8 bit design provides very
low power operation as only one component is active at a
time. The Intel Flash components provide very low
standby current in Sleep Mode.
Eight Bit Flash Memory Card (Intel based) 512KB, 1, 2, 4 and 8 MEGABYTE
SUPPORTED COMPONENTS (max 4 X):
28F008SA - max 4MB (5V Vcc/12V Vpp)
28F008S5 - max 4MB (5V only)
28F016S5 - max 8MB (5V only)
CONTROL
LOGIC
DEVICE 0
DEVICE 1
DEVICE 2
DEVICE 3
ADDRESS BUS A0-A22
28F004S5 - max 2MB (5V only)
A0-20(19/18)
CS0
CS1
CS2
CS3
CS0
CS1
CS2
CS3
CE1#
BVD1
BVD2
VPP1
VPP2
VS1
VS2
open
open
NC for S5 devices
NC
D0-D7
Vcc
CD1#
CD2#
GND
WE#
OE#
Vcc
WAIT#
Block Diagram
Features
General Description
August 2000 Rev. 3 - ECO #13123
2
PCMCIA Flash Memory Card
FEA Series
PC Card Products
Pin Signal name
I/O
Function
Active
Pin Signal name
I/O
Function
Active
1
GND
Ground
35
GND
Ground
2
DQ3
I/O
Data bit 3
36
CD1#
O
Card Detect 1
LOW
3
DQ4
I/O
Data bit 4
37
DQ11
I/O
Data bit 11
N.C.
4
DQ5
I/O
Data bit 5
38
DQ12
I/O
Data bit 12
N.C.
5
DQ6
I/O
Data bit 6
39
DQ13
I/O
Data bit 13
N.C.
6
DQ7
I/O
Data bit 7
40
DQ14
I/O
Data bit 14
N.C.
7
CE1#
I
Card enable 1
LOW
41
DQ15
I
Data bit 15
N.C.
8
A10
I
Address bit 10
42
CE2#
I
Card Enable 2
N.C.
9
OE#
I
Output enable
LOW
43
VS1
O
Voltage Sense 1
N.C.
10
A11
I
Address bit 11
44
RFU
Reserved
11
A9
I
Address bit 9
45
RFU
Reserved
12
A8
I
Address bit 8
46
A17
I
Address bit 17
13
A13
I
Address bit 13
47
A18
I
Address bit 18
512KB
3)
14
A14
I
Address bit 14
48
A19
I
Address bit 19
1MB
3)
15
WE#
I
Write Enable
LOW
49
A20
I
Address bit 20
2MB
3)
16
RDY/BSY#
O
Ready/Busy
N.C.
50
A21
I
Address bit 21
4MB
3)
17
Vcc
Supply Voltage
51
Vcc
Supply Voltage
18
Vpp1
12VProg. Voltage
1)
52
Vpp2
12V Prog. Voltage
N.C.
19
A16
I
Address bit 16
53
A22
I
Address bit 22
8MB
3)
20
A15
I
Address bit 15
54
A23
I
Address bit 23
N.C.
21
A12
I
Address bit 12
55
A24
I
Address bit 24
N.C.
22
A7
I
Address bit 7
56
A25
I
Address bit 25
N.C.
23
A6
I
Address bit 6
57
VS2
O
Voltage Sense 2
N.C.
24
A5
I
Address bit 5
58
RST
I
Card Reset
N.C.
25
A4
I
Address bit 4
59
Wait#
O
Extended Bus cycle
N.C.
26
A3
I
Address bit 3
60
RFU
Reserved
27
A2
I
Address bit 2
61
REG#
I
Attrib Mem Select
N.C.
28
A1
I
Address bit 1
62
BVD2
O
Bat. Volt. Detect 2
29
A0
I
Address bit 0
63
BVD1
O
Bat. Volt. Detect 1
30
DQ0
I/O
Data bit 0
64
DQ8
I/O
Data bit 8
N.C.
31
DQ1
I/O
Data bit 1
65
DQ9
I/O
Data bit 9
N.C.
32
DQ2
I/O
Data bit 2
66
DQ10
O
Data bit 10
N.C.
33
WP
O
Write Potect
2)
67
CD2#
O
Card Detect 2
LOW
34
GND
Ground
68
GND
Ground
Mechanical
54.0mm
0.10
(2.126")
10.0mm MIN
(0.400")
1.6mm
0.05
(0.063")
1.0mm
0.05
(0.039")
1.0mm
0.05
(0.039")
3.3mm
T1 (0.130")
T1=0.10mm interconnect area
T1=0.20mm substrate area
Interconnect area
10.0mm MIN
(0.400")
3.0mm MIN
85.6mm
0.20
(3.370")
Substrate area
Pinout
Notes:
1. Vpp1 connected only for versions with 28F008SA devices.
2. Connected to GND - no write protection.
3.
Shows density for which specified address bit is MSB. Higher order addresses are not connected (i.e. for
4MB card A21 is MSB, A22-A25 are N.C.).
August 2000 Rev. 3 - ECO #13123
3
PCMCIA Flash Memory Card
FEA Series
PC Card Products
Symbol
Type
Name and Function
A0 - A25
INPUT
ADDRESS INPUTS: A0 through A25 enable direct addressing of
up to 64MB of memory on the card. The memory will wrap at the
card density boundary. The system should not try to access memory
beyond the card density. The upper addresses are not connected.
DQ0 DQ15
INPUT/OUT
DATA INPUT/OUTPUT: DQ0 THROUGH DQ15 constitute the
bi-directional databus. DQ0 - DQ7 constitute the lower (even) byte.
DQ8 DQ15 are not connected. DQ7 is the MSB.
CE1#, CE2#
INPUT
CARD ENABLE 1 AND 2: CE1# enables even byte accesses,
CE2# enables odd byte accesses. CE2# is not connected.
OE#
INPUT
OUTPUT ENABLE: Active low signal enabling read data from the
memory card.
WE#
INPUT
WRITE ENABLE: Active low signal gating write data to the
memory card.
RDY/BSY#
N.C.
READY/BUSY OUTPUT: Indicates status of internally timed erase
or program algorithms. A high output indicates that the card is ready
to accept accesses. This signal is not connected.
CD1#, CD2#
OUTPUT
CARD DETECT 1 and 2: Provide card insertion detection. These
signals are connected to ground internally on the memory card. The
host socket interface circuitry shall supply 10K-ohm or larger pull-up
resistors on these signal pins.
WP
OUTPUT
WRITE PROTECT: This signal is pulled low internally. This
signifies write protect = "off " for all cases.
VPP1
PROGRAM/ERASE POWER SUPPLY: Provides programming
voltage 12.0V for lower byte (D0 D7) memory components. VPP1
is connected only for cards with 28F008SA devices, not connected
for 5V only card.
VPP2
N.C.
PROGRAM/ERASE POWER SUPPLY: Provides programming
voltage 12.0V for upper byte (D8 D15) memory components.
VPP2 is not connected
VCC
CARD POWER SUPPLY: 5.0V
GND
GROUND: for all internal circuitry.
REG#
N.C.
ATTRIBUTE MEMORY SELECT: N.C. (only used with cards
built with optional attribute memory).
RST
N.C
RESET: Active high signal for placing card in Power-on default
state. Reset can be used as a Power-Down signal for the memory
array.
WAIT#
OUTPUT
WAIT: This signal is pulled high internally for compatibility. No
wait states are generated.
BVD1, BVD2
OUTPUT
BATTERY VOLTAGE DETECT: These signals are pulled high to
maintain SRAM card compatibility.
VS1, VS2
OUTPUT
VOLTAGE SENSE: Notifies the host socket of the card's VCC
requirements. VS1 and VS2 are open to indicate a 5V card has been
inserted.
RFU
RESERVED FOR FUTURE USE
N.C.
NO INTERNAL CONNECTION TO CARD: pin may be driven
or left floating
Card Signal Description
Function Mode
/REG /CE2 /CE1
/OE
/WE
D15-D8
D7-D0
Standby Mode
X
X
H
X
X
High-Z
High-Z
Read Low Byte Access
X
X
L
L
H
High-Z
Even-Byte
Write Low Byte Access
X
X
L
H
L
X
Even-Byte
Functional Truth Table
August 2000 Rev. 3 - ECO #13123
4
PCMCIA Flash Memory Card
FEA Series
PC Card Products
100ns
150ns
SYM
Parameter
Min
Max
Min
Max
Unit
t
C
(R)
Read Cycle Time
100
150
ns
t
a
(A)
Address Access Time
100
150
ns
t
a
(CE)
Card Enable Access Time
100
150
ns
t
a
(OE)
Output Enable Access Time
50
75
ns
t
c
W
Write Cycle Time
100
150
ns
t
W
(WE)
Write Pulse Width
60
80
ns
VCC = 5V 5%, TA = 0
C to + 70
C
Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.
SYM
Parameter
Notes
Min
Typ
(1)
Max
Units
Test Conditions
t
WHQV1
t
EHQV1
Word/Byte Program time
2
8s
3ms
t
WHQV2
t
EHQV2
Block Program Time
2
0.4
2.1
sec
Word Program Mode
Block Erase Time
2
0.6
10
sec
Full Chip Erase Time
2, 4
38.4
sec
VCC = 5V 5%, TA = 0
C to + 70
C
Notes:
1. Typical: Nominal voltages and TA = 25
C.
2. Excludes system overhead.
3. Valid for all speed options.
4. Chip erase time based on 8 Mbit Flash components.
Symbol Parameter
Notes
Typ
(3)
Max
Units
Test Conditions
ICCR
VCC Read Current
20
35
mA
VCC = 5.25V
tcycle = 125ns
S5 components
75
mA
ICCW
VCC Program Current
SA components
10
30
mA
IPPW
VPP Program Current
SA components
10
30
mA
VPP = VPPH
S5 components
50
mA
ICCE
VCC Block Erase Current
SA components
10
30
mA
IPPE
VPP Block Erase Current
SA components
10
30
mA
S5 components, 2)
50
100
A
ICCS
VCC Standby Current
SA components, 2)
100
A
VCC = 5.25V
Notes:
1. All currents are RMS values unless otherwise specified.
2. Control Signals: CE1#, CE2#, OE#, WE#.
3. Typical: VCC = 5V, T = +25
C.
CMOS Test Conditions: VIL = VSS 0.2V, VIH = VCC 0.2V
DC Characteristics
(1)
AC Characteristics
(1)
Data Write and Erase Performance
(1,3)
August 2000 Rev. 3 - ECO #13123
5
PCMCIA Flash Memory Card
FEA Series
PC Card Products
EDI
Company Name
Lot code / trace number
Date code
Part number
PRODUCT MARKING
WED
7P008FEA0500C15 C995 9915
Note:
Some products are currently marked with our pre-merger company name/acronym (EDI). During our
transition period, some products will also be marked with our new company name/acronym (WED).
Starting October 2000 all PCMCIA products will be marked only with the WED prefix.
Card capacity
008 8MB
Packaging option
00
Standard, type 1
PC card
P
Standard PCMCIA
R
Ruggedized PCMCIA
Card family and version
- See Card Family and Version Info. for details (next page)
Temperature range
C Commercial 0C to +70C
I Industrial -40C to +85C
Card access time
15
150ns
25
250ns
Card technology
7
FLASH
8
SRAM
PART NUMBERING
7
P
008
FEA05
00
C
15
August 2000 Rev. 3 - ECO #13123
6
PCMCIA Flash Memory Card
FEA Series
PC Card Products
White Electronic Designs Corporation
One Research Drive, Westborough, MA 01581, USA
tel:
(508) 366 5151
fax: (508) 836 4850
www.whiteedc.com
Eight Bit Flash Memory Card
7P XXX FEA YY 00 T ZZ
where
XXX:
512
512KB (YY 01 only)
001
1MB (YY 02, 03)
002
2MB (YY 02, 03, 05)
004
4MB (YY 02, 03, 05)
008
8MB (YY 05 only)
YY:
01
28F008SA base
02
28F004S5 base
03
28F008S5 base
05
28F016S5 base
T:
C
Commercial
I
Industrial
M
Military Temp
ZZ:
10
100ns
15
150ns
(1)
Ordering Information
Revision history:
rev level
description
date
rev 0
initial release
Feb 2, 1998
rev 1
Logo change
May 27, 1999
rev 2
added page 5
May 31, 2000
Page Header Change
rev 3
Corrected errors, pg. 4
August 1, 2000