ChipFind - документация

Электронный компонент: W9135xN

Скачать:  PDF   ZIP

Document Outline

W91350N SERIES
13-MEMORY TONE/PULSE DIALER WITH
HANDFREE AND HOLD FUNCTIONS
Publication Release Date: May 1997
- 1 -
Revision A2
GENERAL DESCRIPTION
The W91350N series are tone/pluse switchable telephone dialers with thirteen memories, hold
function, and a handfree dialing control circuit. Fabricated using CMOS technology, the W91350N series
offer good performance in low-voltage and low-power applications.
FEATURES
DTMF/pulse switchable dialer
Two by 32-digit redial memory and save memory
Three by 16-digit one-touch direct repertory memory
Ten by 16-digit two-touch direct repertory memory
Cascaded dialing allowed, with unlimited dialing length
Pulse-to-tone (*/T) keypad for long distance call operation
Uses 5
5 keyboard
Easy operation with redial, flash, pause, and */T keypads
Pause, P
T (pulse-to-tone) can be stored as a digit in memory
Dialing rate (10 ppS or 20 ppS) is selectable by bonding option
On-hook debounce time: 150 msec.
Minimum tone output duration: 93 msec. (W91354AN: 87 mS)
Minimum intertone pause: 93 msec. (W91354AN: 87 mS)
Flash break time (73, 100, 300, 600 msec) selectable by keypad; pause time is 1.0 sec.
Make/break ratio (40:60 or 33.3:66.7) selectable by MODE pin
On-chip power-on reset
Uses 3.579545 MHz crystal or ceramic resonator
Packaged in 18 or 20-pin plastic DIP
The different dialers in the W91350N series are shown in the following table:
TYPE NO.
REPLACEMENT
TYPE NO.
PULSE
(ppS)
FLASH
(mS)
M/B
HANDFREE
DIALING
PACKAGE
(PINS)
W91350N
W91350
10
600/300/73/100
Pin
-
18
W91351
W91352N
W91352
20
600/300/73/100
Pin
-
18
W91350AN
W91350A
10
600/300/73/100
Pin
Yes
20
W91351A
W91352AN
W91352A
20
600/300/73/100
Pin
Yes
20
W91354AN
New type
10
600/300/73/100
Pin
Yes
20
Note: The W91354AN is for use in France only. The pause time is not added in pulse-to-tone function mode.
W91350N SERIES
- 2 -
PIN CONFIGURATIONS
C1
C2
C3
C4
SS
V
XT
XT
1
2
3
4
5
6
7
8
9
T/P MUTE
10
HFI
HKS
DTMF
MODE
R4
R3
R2
R1
V
DD
13
18
20
19
17
16
15
14
12
11
HFO
H/P MUTE
DP/C5
C1
C2
C3
C4
SS
V
XT
XT
1
2
3
4
5
6
7
8
9
T/P MUTE
HKS
DTMF
MODE
R4
R3
R2
R1
V
DD
12
18
17
16
15
14
10
11
13
DP/C5
H/P MUTE
W91350N/352N W91350AN/352AN/354AN
PIN DESCRIPTION
SYMBOL
18-PIN
20-PIN
I/O
FUNCTION
Column-
Row Inputs
1
-
4
&
15
-
18
1
-
4
&
17
-
20
I
The keyboard inputs may be used with either a standard
5
5 keyboard or an inexpensive single contact (Form A)
keyboard. Electronic input from a
C can also be used.
A valid key in is defined as a single row being connected to
a single column.
XT, XT
7, 8
7, 8
I, O
A built-in inverter provides oscillation with an inexpensive
3.579545 MHz crystal or ceramic resonator.
T/P
MUTE
9
9
O
The T/P MUTE is a conventional CMOS N-channel open
drain output.
The output transistor is switched on during dialing sequence
and flash break time. Otherwise, it is switched off.
MODE
13
15
I
Pulling mode pin to V
SS
places the dialer in tone mode.
Pulling mode pin to V
DD
places the dialer in pulse mode
with M/B ratio of 40:60 (10 ppS, except for
W91352N/352AN = 20 ppS).
Floating mode pin places the dialer in pulse mode with M/B
ratio of 33.3:66.7 (10 ppS, except for W91352N/352AN =
20 ppS).
HKS
10
12
I
Hook switch input.
HKS = V
DD
: On-hook state. Chip in sleeping mode, no
operation.
HKS = V
SS
: Off-hook state. Chip is enabled for normal
operation.
HKS pin is pulled to V
DD
by an internal resistor.
W91350N SERIES
Publication Release Date: May 1997
- 3 -
Revision A2
Pin Description, continued
SYMBOL
18-PIN
20-PIN
I/O
FUNCTION
DP
/
C5
11
13
O
N-channel open drain dialing pulse output.
Flash key will cause
DP
/
C5
to be active in either tone
mode or pulse mode.
The timing diagram for pulse mode is shown in Figure 1(a, b, c).
V
DD
, V
SS
14, 6
16, 6
I
Power input pins.
DTMF
12
14
O
In pulse mode, this pin remains in low state at all times.
In tone mode, it will output a dual or single tone. Detailed
timing diagram for tone mode is shown in Figure 2(a, b, c).
Specified
Actual
Error %
Output Frequency
R1
R2
R3
R4
C1
C2
C3
697
770
852
941
1209
1336
1477
699
766
848
948
1216
1332
1472
+0.28
-0.52
-0.47
+0.74
+0.57
-0.30
-0.34
HFI, HFO
-
10, 11
I, O
Handfree control pins. The handfree control state is toggled
on by a low pulse on the HFI input pin. The status of the
handfree control state is described in the following table:
CURRENT STATE
Input
HFO
Dialing
High
Yes
On Hook
High
Low
No
Off Hook
High
Low
Yes
On Hook
Off Hook
Low
Yes
Off Hook
Low
On Hook
Low
No
Off Hook
High
On Hook
High
Yes
Low
Hook SW.
HFO
NEXT STATE
HFI
HFI
HFI
HFI pin is pulled to V
DD
by an internal resistor.
Detailed timing diagram is shown in Figure 3.
H/P MUTE
5
5
O
The H/P MUTE is a conventional inverter output. During
pulse dialing, flash break or hold period, this output is active
high; otherwise, it remains in low state.
W91350N SERIES
- 4 -
BLOCK DIAGRAM
ROW
COLUMN
DTMF
XT
XT
MODE
RAM
COUNTER
SYSTEM CLOCK
GENERATOR
LOCATION
LATCH
D/A
ROW & COLUMN
PROGRAMMABLE
COUNTER
DATA LATCH
& DECODER
READ / WRITE
(R1 to R4, Vx)
(C1 to C4)
T/P MUTE
HFO
CONTROL
LOGIC
PULSE
CONTROL
LOGIC
KEYBOARD
INTERFACE
CONVERTER
HKS
HFI
DP/C5
H/P MUTE
FUNCTIONAL DESCRIPTION
Keyboard Operation
C1
C2
C3
C4
DP
/
C5
1
2
3
S
M1
R1
4
5
6
F4
M2
R2
7
8
9
A
M3
R3
/T
0
#
R/P
SAVE
R4
F1
F2
F3
H
V
X
S: Store function key
H: Hold function key
A: Indirect repertory memory dialing function key
R/P: Redial and pause function key
SAVE: Save function key
/T:
in tone mode and P
T in pulse mode
M1, ..., M3: One-touch memory
F1, ..., F4: Flash keys, F1 = 600 mS, F2 = 300 mS, F3 = 73 mS, F4 = 100 mS
Notes:
D1, ..., Dn, D1', ..., Dn': 0, ..., 9, */T, #
Mn: M1 , ..., M3 ; Ln: 0, ..., 9; Fn: F1, ..., F4
W91350N SERIES
Publication Release Date: May 1997
- 5 -
Revision A2
Normal Dialing
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
D1
,
D2
, ...,
Dn
1. D1, D2, ..., Dn will be dialed out.
2. Dialing length is unlimited, but redial is inhibited if length exceeds 32 digits in normal dialing.
Redialing
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
D1
,
D2
, ...,
Dn
Busy, Come
ON HOOK
,
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
R/P
1. The redial memory content will be dialed out.
2. The
R/P
key can execute the redial function only as the first key-in after off-hook;
otherwise, it
executes pause function.
3. If redialing length exceeds 32 digits, the redialing function will be inhibited.
Number Store
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
D1
,
D2
, ...,
Dn
,
S
,
S
,
Mn
( or
Ln
)
1. If the sequence of the dialed digits D1, D2, ..., Dn has not finished,
S
will be ignored.
2. D1, D2, ..., Dn will be dialed out and stored in memory location.
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
S
,
D1
,
D2
, ...,
Dn
,
S
,
Mn
( or
Ln
)
3. D1, D2, ..., Dn will be stored in memory location but will not be dialed out.
4.
R/P
and
*/T
keys can be stored as a digit in memory.
In store mode,
R/P
is the pause function key.
5. The store mode is released after the store function is executed or when the state of the hook
switch changes.
Repertory Dialing
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
Mn
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
A
,
Ln
Access Pause
OFF HOOK
, (or
ON HOOK
&
HFI
i
),
D1
,
D2
,
R/P
,
D3
, ...,
Dn
1. The pause function can be stored as a digit in memory.