

## Features

- High performance ULC family suitable for large-sized CPLDs and FPGAs
- Conversions to over 2,000,000 FPGA gates
- Pin counts to over 976 pins
- Any pin-out matched due to limited number of dedicated pads
- Full range of packages: LCC/PLCC, PQFP/TQFP, fine pitch BGA, PGA/PPGA
- 2.5V I/O and 3.3V tolerant/compliant
- Low quiescent current: <0.3 nA/gate
- Available in commercial and industrial grades
- 0.25 mm Drawn CMOS, 5 Metal Layers
- Library Optimised for Synthesis, Static Timing Analysis & Automatic Test Pattern Generation (ATPG)
- High Speed Performance:
  - 100 ps Typical Gate Delay @2.5V
  - Typical 280 MHz Flip-Flop Toggle Frequency @2.5V
- High System Frequency Skew Control:
  - Clock Tree Synthesis Software
- 2.5Volts & 3.3Volts Operation; Single or Dual Supply Modes
- Low Power Consumption:
  - <0.18  $\mu$ W/Gate/MHz @2.5V
- Power on Reset
- Standard 2, 4, 6, 8, 10, 12 and 18 mA I/Os
- CMOS/TTL/PCI Interface, LVCMOS, LVTTL, PECL, PCI (33/66 MHz) levels, GTL/GTL+, HSTL, SSTL2, SSTL3, CCT, AGP, LVDS
- ESD (2 kV) and Latch-up Protected I/O
- High Noise & EMC Immunity:
  - I/O with Slew Rate Control
  - Internal Decoupling
  - Signal Filtering between Periphery & Core

## Description

The UA2 series of ULCs is well suited for conversion of large sized CPLDs and FPGAs. Devices are implemented in high-performance CMOS technology with 0.25- $\mu$ m (drawn) channel lengths, and are capable of supporting flip-flop toggle rates of 280 MHz at 2.5V, and input to output delay cells as fast as 100ps at 2.5V. The architecture of the UA2 series allows for efficient conversion of many PLD architecture and FPGA device types with higher IO count. A compact RAM cell, along with the large number of available gates allows the implementation of RAM in FPGA architectures that support this feature, as well as JTAG boundary-scan and scan-path testing.

Conversion to the UA2 series of ULC can provide a significant reduction in operating power when compared to the original PLD or FPGA. This is especially true when compared to many PLD and CPLD architecture devices, which typically consume 100mA or more even when not being clocked. The UA2 series has a very low standby consumption of less than 0.3 nA/gate typically commercial temp, which would yield a standby current of 0.3 nA/gate, 0.42 $\mu$ A on a 144,000 gates design. Operating consumption is a strict function of clock frequency, which typically results in a power reduction of 50% to 90% depending on the device being compared.

The UA2 series provides several options for output buffers, including a variety of drive levels up to 18mA. Schmitt trigger inputs are also an option. A number of techniques are used for improved noise immunity and reduced EMC emissions, including: several independent power supply busses and internal decoupling for isolation; slew rate limited outputs are also available if required.



0.25  $\mu$ m ULC  
Series

UA2

Preliminary

Rev. A – 29-Oct-01



The UA2 series is designed to allow conversion of high performance 2.5V devices. Support of mixed supply conversions (2.5V core, 3.3V periphery) is also possible, allowing optimal trade-offs between speed and power consumption.

## Array Organization

Device Number	4LM Routable Gates	5LM Routable Gates	Full Programmable usable pads
UA2044	9,535	10,727	36
UA2/68	30,096	33,858	60
UA2084	50,410	56,712	76
UA2100	75,472	84,906	92
UA2120	106,278	120,449	112
UA2132	131,670	149,226	124
UA2144	159,778	181,081	136
UA2160	200,998	227,797	152
UA2184	270,663	306,751	176
UA2208	329,281	376,321	200
UA2228	401,010	458,298	220
UA2256	512,398	585,598	248
UA2304	733,635	838,440	296
UA2352	925,815	1,068,248	344
UA2388	1,133,594	1,307,994	380
UA2432	1,417,125	1,635,145	424
UA2484	1,651,406	1,926,640	476
UA2540	2,069,052	2,413,894	532
UA2600	2,567,790	2,995,755	592
UA2700	3,520,954	4,107,780	692
UA2800	4,231,979	5,001,430	792
UA2900	5,378,257	6,356,122	892
UA2976	5,765,320	6,918,384	968

## Architecture

The basic element of the UA2 family is called a cell. One cell can typically implement between one to four FPGA gates. Cells are located contiguously through out the core of the device, with routing resources provided in three to four metal layers above the cells. Some cell blockage does occur due to routing, and utilization will be significantly greater with three metal routing than two. The sizes listed in the Product Outline are estimated usable amounts using three metal layers. I/O cells are provided at each pad, and may be configured as inputs, outputs, I/Os,  $V_{DD}$  or  $V_{SS}$  as required to match any FPGA or PLD pinout.



In order to improve noise immunity within the device, separate  $V_{DD}$  and  $V_{SS}$  busses are provided for the internal cells and the I/O cells.

## I/O buffer interfacing

### *I/O Flexibility*

All I/O buffers may be configured as input, output, bi-directional, oscillator or supply. A level translator could be located close to each buffer.

### *I/O Options*

#### **Inputs**

Each input can be programmed as TTL, CMOS, or Schmitt Trigger, with or without a pull up or pull down resistor.

#### **Fast Output Buffer**

Fast output buffers are able to source or sink 2 to 18mA at 3.3V according to the chosen option. 36mA achievable, using 2 pads.

#### **Slew Rate Controlled Output Buffer**

In this mode, the p- and n-output transistors commands are delayed, so that they are never set "ON" simultaneously, resulting in a low switching current and low noise. These buffers are dedicated to very high load drive.

## 2.5V Compatibility

The UA2 series of ULC's is fully capable of supporting high-performance operation at 2.5V for core or 3.3V for periphery. The performance specifications of any given ULC design however, must be explicitly specified as 2.5V, 3.3V or both.

## Power Supply and Noise Protection

The speed and density of the UA2 technology cause large switching current spikes, for example, when:

- 16 high current output buffers switch simultaneously, or
- 10% of the 700 000 gates are switching within a window of 1ns.

Sharp edges and high currents cause some parasitic elements in the packaging to become significant. In this frequency range, the package inductance and series resistance should be taken into account. It is known that an inductor slows down the setting time of the current and causes voltage drops on the power supply lines. These drops can affect the behavior of the circuit itself or disturb the external application (ground bounce).

In order to improve the noise immunity of the UA2 core matrix, several mechanisms have been implemented inside the UA2 arrays. Two types of protection have been added: one to limit the I/O buffer switching noise and the other to protect the I/O buffers against the switching noise coming from the matrix.

### *I/O buffers switching protection*

Three features are implemented to limit the noise generated by the switching current:

- The power supplies of the input and output buffers are separated.
- The rise and fall times of the output buffers can be controlled by an internal regulator.
- A design rule concerning the number of buffers connected on the same power supply line has been imposed.

*Matrix switching current protection*

This noise disturbance is caused by a large number of gates switching simultaneously. To allow this without impacting the functionality of the circuit, three new features have been added:

- Decoupling capacitors are integrated directly on the silicon to reduce the power supply drop.
- A power supply network has been implemented in the matrix. This solution reduces the number of parasitic elements such as inductance and resistance and constitutes an artificial VDD and Ground plane. One mesh of the network supplies approximately 150 cells.
- A low pass filter has been added between the matrix and the input to the output buffer. This limits the transmission of the noise coming from the ground or the VDD supply of the matrix to the external world via the output buffers.

## Electrical Characteristics

### Absolute Maximum Ratings

Max Supply Voltage ( $V_{DD}$ ) .....	2.7V
Max Supply Voltage ( $V_{DD5}$ ) .....	3.6V
Input Voltage ( $V_{IN}$ ) $V_{DD}$ $V_{DD5}$ .....	+ 0.5V
3.3V Tolerant/Compliant $V_{DD5}$ .....	+ 0.5V
Storage Temperature .....	-65° to 150°C
Operating Ambient Temperature .....	-40° to 85°C

### Recommended Operating Range

$V_{DD}$ .....	2.5V ± 5% or 3.3V ± 5%
Operating Temperature:	
Commercial .....	0° to 70°C
Industrial .....	-40° to 85°C

## DC Characteristics

2.5V

Specified at  $V_{DD} = +2.5V \pm 5\%$

Symbol	Parameter	Buffer	Min.	Typ	Max	Unit	Conditions
TA	Operating Temperature	All	-40		+85	°C	
VDD	Supply Voltage	All	2.3	2.5	2.7	V	
I <sub>IH</sub>	High level input current	CMOS			10	μA	$V_{IN}=V_{DD}, V_{DD}=V_{DD(max)}$
		PCI			10		
I <sub>IL</sub>	Low Level input current	CMOS	-10			μA	$V_{IN}=V_{SS}, V_{DD}=V_{DD(max)}$
		PCI					
I <sub>OZ</sub>	High-Impedance State Output Current	All	-10		10	μA	$V_{IN} = V_{DD} \text{ or } V_{SS}, V_{DD} = V_{DD(max)}, \text{ No Pull-up}$
I <sub>OS</sub>	Output short-circuit current	PO11		9		mA	$V_{OUT} = V_{DD}, V_{DD} = V_{DD(max)}$
		PO11		6			$V_{OUT} = V_{SS}, V_{DD} = V_{DD(max)}$
V <sub>IH</sub>	High-level Input Voltage	CMOS	0.7V <sub>DD</sub>			V	
		PCI	0.475V <sub>DD</sub>				
		CMOS Schmitt	0.7V <sub>DD</sub>	1.5			
V <sub>IL</sub>	Low-Level Input Voltage	CMOS			0.3V <sub>DD</sub>	V	
		PCI			0.325V <sub>DD</sub>		
		CMOS Schmitt		1.0	0.3V <sub>DD</sub>		
V <sub>hys</sub>	Hysteresis	CMOS Schmitt		0.5		V	
V <sub>OH</sub>	High-Level output voltage	PO11	0.7V <sub>DD</sub>			V	$I_{OH} = 1.4\text{mA}, V_{DD} = V_{DD(min)}$ $I_{OH} = -500\mu\text{A}$
		PCI	0.9V <sub>DD</sub>				
V <sub>OL</sub>	Low-Level output voltage	PO11			0.4	V	$I_{OL} = 1.4\text{mA}, V_{DD} = V_{DD(min)}$ $I_{OL} = 1.5\text{mA}$
		PCI			0.1V <sub>DD</sub>		

**3.3V**

Specified at VDD = +3.3V +/- 5%

Symbol	Parameter	Buffer	Min	Typ	Max	Unit	Conditions
TA	Operating Temperature	All	-40		+85	°C	
VDD	Supply Voltage	All	3.0	3.3	3.6	V	
I <sub>IH</sub>	High level input current	CMOS			10	μA	V <sub>IN</sub> =V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> (max)
		PCI			10		
I <sub>IL</sub>	Low Level input current	CMOS	-10			μA	V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub> =V <sub>DD</sub> (max)
		PCI					
I <sub>OZ</sub>	High-Impedance State Output Current	All	-10		10	μA	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> , V <sub>DD</sub> = V <sub>DD</sub> (max), No Pull-up
I <sub>OS</sub>	Output short-circuit current	PO11		14		mA	V <sub>OUT</sub> = V <sub>DD</sub> , V <sub>DD</sub> = V <sub>DD</sub> (max)
		PO11		-9			V <sub>OUT</sub> = V <sub>SS</sub> , V <sub>DD</sub> = V <sub>DD</sub> (max)
V <sub>IH</sub>	High-level Input Voltage	CMOS, LVTTTL	2.0			V	
		PCI	0.475V <sub>DD</sub>				
		CMOS Schmitt	2.0	1.7			
V <sub>IL</sub>	Low-Level Input Voltage	CMOS			0.8	V	
		PCI			0.325V <sub>DD</sub>		
		CMOS/TTL-level Schmitt		1.1	0.8		
V <sub>hys</sub>	Hysteresis	TTL-level Schmitt		0.6		V	
V <sub>OH</sub>	High-Level output voltage	PO11	0.7V <sub>DD</sub>			V	I <sub>OH</sub> = 2mA, V <sub>DD</sub> = V <sub>DD</sub> (min) I <sub>OH</sub> = -500 μA
		PCI	0.9V <sub>DD</sub>				
V <sub>OL</sub>	Low-Level output voltage	PO11			0.4	V	I <sub>OL</sub> = 2 mA, V <sub>DD</sub> = V <sub>DD</sub> (min) I <sub>OL</sub> = 1.5 mA
		PCI			0.1V <sub>DD</sub>		

**I/O Buffer**

Symbol	Parameter	Typ	Unit	Conditions
C <sub>IN</sub>	Capacitance, Input Buffer (Die)	2.4	pF	3.3V
C <sub>OUT</sub>	Capacitance, Output Buffer (Die)	5.6	pF	3.3V
C <sub>I/O</sub>	Capacitance, Bidirectional	6.6	pF	3.3V



## Atmel Wireless & Microcontrollers Sales Offices

### *France*

3, Avenue du Centre  
78054 St.-Quentin-en-Yvelines  
Cedex  
France  
Tel: 33130 60 70 00  
Fax: 33130 60 71 11

### *Germany*

Erfurter Strasse 31  
85386 Eching  
Germany  
Tel: 49893 19 70 0  
Fax: 49893 19 46 21

Kruppstrasse 6  
45128 Essen  
Germany  
Tel: 492 012 47 30 0  
Fax: 492 012 47 30 47

Theresienstrasse 2  
74072 Heilbronn  
Germany  
Tel: 4971 3167 36 36  
Fax: 4971 3167 31 63

### *Italy*

Via Grosio, 10/8  
20151 Milano  
Italy  
Tel: 390238037-1  
Fax: 390238037-234

### *Spain*

Principe de Vergara, 112  
28002 Madrid  
Spain  
Tel: 3491564 51 81  
Fax: 3491562 75 14

### *Sweden*

Kavallerivaegen 24, Rissne  
17402 Sundbyberg  
Sweden  
Tel: 468587 48 800  
Fax: 468587 48 850

### *United Kingdom*

Easthampstead Road  
Bracknell, Berkshire RG12 1LX  
United Kingdom  
Tel: 441344707 300  
Fax: 441344427 371

### *USA*

2325 Orchard Parkway  
San Jose  
California 95131  
USA-California  
Tel: 1408441 0311  
Fax: 1408436 4200

1465 Route 31, 5th Floor  
Annandale  
New Jersey 08801  
USA-New Jersey  
Tel: 1908848 5208  
Fax: 1908848 5232

### *Hong Kong*

77 Mody Rd., Tsimshatsui East,  
Rm.1219  
East Kowloon  
Hong Kong  
Tel: 85223789 789  
Fax: 85223755 733

### *Korea*

Ste.605,Singsong Bldg. Young-  
deungpo-ku  
150-010 Seoul  
Korea  
Tel: 8227851136  
Fax: 8227851137

### *Singapore*

25 Tampines Street 92  
Singapore 528877  
Rep. of Singapore  
Tel: 65260 8223  
Fax: 65787 9819

### *Taiwan*

Wen Hwa 2 Road, Lin Kou  
Hsiang  
244 Taipei Hsien 244  
Taiwan, R.O.C.  
Tel: 88622609 5581  
Fax: 88622600 2735

### *Japan*

1-24-8 Shinkawa, Chuo-Ku  
104-0033 Tokyo  
Japan  
Tel: 8133523 3551  
Fax: 8133523 7581

---

### *Web site*

<http://www.atmel-wm.com>

© Atmel Nantes SA, 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.



Printed on recycled paper.