




PacketClock™ T1/E1 Clock Generator

Features	Benefits
• Integrated phase-locked loop	High performance PLL tailored for T1/E1 clock generation
• Low jitter, high accuracy outputs	Meets critical timing requirements in complex system designs
• 3.3V Operation	Enables application compatibility

Part Number	Outputs	Input Frequency Range	Output Frequencies
CY26211	2	1.544 or 2.048 MHz	19.44 MHz, 77.76 MHz

Logic Block Diagram



Pin Configuration

CY26211
8-pin SOIC




Table 1. CY26211 Frequency Select Option

Frequency Select	Fref	CLK1	CLK2	Unit
0	1.544	19.44	77.76	MHz
1	2.048	19.44	77.76	MHz

Pin Description

Name	Pin Number	Description
Fref	1	1.544-MHz/2.048-MHz Reference Input
VDD	2	Voltage Supply
FS	3	Frequency Select. Weak internal pull-up. See <i>Table 1</i> for a description of pin function.
VSS	4	Ground
CLK2	5	77.76-MHz Clock Output
CLK1	6	19.44-MHz Clock Output
NC	7	No Connect
NC	8	No Connect

Absolute Maximum Conditions

Parameter	Description	Min	Max	Unit
V _{DD}	Supply Voltage	-0.5	7.0	V
T _S	Storage Temperature ^[1]	-65	125	°C
T _J	Junction Temperature		125	°C
	Digital Inputs	V _{SS} - 0.3	V _{DD} + 0.3	V
	Digital Outputs referred to V _{DD}	V _{SS} - 0.3	V _{DD} + 0.3	V
	Electro-Static Discharge	2000		V

Recommended Operating Conditions

Parameter	Description	Min	Typ	Max	Unit
V _{DD}	Operating Voltage	3.135	3.3	3.465	V
T _A	Ambient Temperature (Commercial)	0		70	°C
C _{LOAD}	Max. Load Capacitance			15	pF
f _{REF}	Reference Frequency	1.544		2.048	MHz

DC Electrical Specifications (Commercial)

Parameter	Name	Description	Min	Typ	Max	Unit
I _{OH}	Output High Current	V _{OH} = V _{DD} - 0.5, V _{DD} = 3.3V	12	24		mA
I _{OL}	Output Low Current	V _{OL} = 0.5, V _{DD} = 3.3V	12	24		mA
C _{IN}	Input Capacitance				7	pF
I _{IH}	Input Low Current	V _{IL} = 0V			50	μA
I _{IL}	Input High Current	V _{IH} = V _{DD}			5	μA
I _{DD}	Supply Current	Sum of Core and Output Current			20	mA
V _{IH}	Input High Voltage	CMOS levels, 70% of V _{DD}	0.7V _{DD}			V
V _{IL}	Input Low Voltage	CMOS levels, 30% of V _{DD}			0.3V _{DD}	V
R _{UP}	Pull-up resistor	V _{DD} =3.14V to 3.47V, measured at V _{IN} = 0V		100	150	kΩ


AC Electrical Specifications (V_{DD} = 3.3V)

Parameter ^[2]	Name	Description	Min	Typ	Max	Unit
DC	Output Duty Cycle	Duty Cycle is defined in <i>Figure 1</i> , 50% of V _{DD}	45	50	55	%
ERO	Rising Edge Rate	Output Clock Edge Rate, Measured from 20% to 80% of V _{DD} , C _{LOAD} = 15pF See <i>Figure 2</i> .	0.8	1.4		V/ns
EFO	Falling Edge Rate	Output Clock Edge Rate, Measured from 80% to 20% of V _{DD} , C _{LOAD} = 15pF See <i>Figure 2</i> .	0.8	1.4		V/ns
t _g	Clock Jitter	Peak to Peak Period Jitter		200		ps
t ₁₀	PLL Lock Time				3	ms

Notes:

1. Rated for 10 years
2. Not 100% tested

Test and Measurement Set-up



Voltage and Timing Definitions




Figure 1. Duty Cycle Definition; $DC = t2/t1$





Figure 2. Rise and Fall Time Definitions: $ER = 0.6 \times V_{DD} / t3$, $EF = 0.6 \times V_{DD} / t4$

Ordering Information

Ordering Code	Package Name	Package Type	Operating Range	Operating Voltage
CY26211SC	S8	8-Pin SOIC	Commercial	3.3V
CY26211SCT	S8	8-Pin SOIC - Tape and Reel	Commercial	3.3V

Package Drawing and Dimensions

8-Lead (150-Mil) SOIC S8



All product or company names mentioned in this document may be the trademarks of their respective holders.

Document History Page

Document Title: CY26211 PacketClock™ T1/E1 Clock Generator Document Number: 38-07447				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	121428	12/10/02	CKN	New data sheet