


DS1602 Elapsed Time Counter

www.dalsemi.com

FEATURES

- Two 32-bit counters keep track of real time and elapsed time
- Counters keep track of seconds for over 125 vears
- Battery powered counter counts seconds from the time battery is attached until V_{BAT} is less than 2.5 volts
- V_{CC} powered counter counts seconds while V_{CC} is above 4.25 volts and retains the count in the absence of V_{CC} under battery backup power
- Clear function resets selected counter to 0
- Read/Write serial port affords low pin count
- Maximum current drain of less than 1 μA from V_{BAT} pin when serial port is disabled
- One byte protocol defines read/write, counter address and software clear function
- 8-pin DIP or optional 8-pin SOIC
- Operating temperature range of –40°C to +85°C
- Reduced performance operation down to V_{CC}
 = 2.5V

PIN ASSIGNMENT



DS1602 8-Pin SOIC (200-mil)

PIN DESCRIPTION

RST	- Reset
CLK	- Clock
DO	Data Inn

DQ - Data Input/Output

GND - Ground

X1, X2 - Crystal Inputs V_{BAT} - + Battery Input

 V_{CC} - +5 Volts

DESCRIPTION

The DS1602 is a real time clock/elapsed time counter designed to count seconds when V_{CC} power is applied and continually count seconds under battery backup power with an additional counter regardless of the condition of V_{CC} . The continuous counter can be used to derive time of day, week, month, and year by using a software algorithm. The V_{CC} powered counter will automatically record the amount of time that V_{CC} power is applied. This function is particularly useful in determining the operational time of equipment in which the DS1602 is used. Alternatively, this counter can also be used under software control to record real time events. Communication to and from the DS1602 takes place via a 3-wire serial port. A 1-byte protocol selects read/ write functions, counter clear functions and oscillator trim. A low cost 32.768 kHz crystal attaches directly to the X1 and X2 pins. If battery powered-only operation is desired, the V_{BAT} pin must be grounded and the V_{CC} pin must be connected to the battery.

1 of 10 070199

OPERATION

The main elements of the DS1602 are shown in Figure 1. As shown, communications to and from the elapsed time counter occur over a 3-wire serial port. The port is activated by driving \overline{RST} to a high state. With \overline{RST} at high level, 8 bits are loaded into the protocol shift register providing read/write, register select, register clear, and oscillator trim information. Each bit is serially input on the rising edge of the clock input. After the first eight clock cycles have loaded the protocol register with a valid protocol, additional clocks will output data for a read or input data for a write. V_{CC} must be present to access the DS1602. If $V_{CC} < V_{BAT}$, the DS1602 will go into a battery backup mode which disables the serial port to conserve battery capacity. For battery only operations, the V_{BAT} pin must be grounded and the V_{CC} pin must be connected to the battery. This will keep the DS1602 out of battery backup mode. Battery powered operation down to 2.5V is possible with reduced speed performance on the serial port.

PROTOCOL REGISTER

The protocol bit definition is shown in Figure 2. Valid protocols and the resulting actions are shown in Table 1. Each data transfer to the protocol register designates what action is to occur. As defined, the MSB (bit 7 which is designated ACC) selects the 32-bit continuous counter for access. If ACC is a logical 1 the continuous counter is selected and the 32 clock cycles that follow the protocol will either read or write this counter. If the counter is being read, the contents will be latched into a different register at the end of protocol and the latched contents will be read out on the next 32 clock cycles. This avoids reading garbled data if the counter is clocked by the oscillator during a read. Similarly, if the counter is to be written, the data is buffered in a register and all 32 bits are jammed into the counter simultaneously on the rising edge of the 32nd clock. The next bit (bit 6 which is designated AVC) selects the 32-bit V_{CC} active counter for access. If AVC is a logical 1 this counter is selected and the 32 clock cycles that follow will either read or write this counter. If both bit 7 and bit 6 are written to a logic high, all clock cycles beyond the protocol are ignored and bits 5, 4, and 3 are loaded into the oscillator trim register. A value of binary 3 (011) will give a clock accuracy of ± 120 seconds per month at 25°C. Increasing the binary number towards 7 will cause the real time clock to run faster. Conversely, lowering the binary number towards 0 will cause the clock to run slower. Binary 000 will stop the oscillator completely. This feature can be used to conserve battery life during storage. In this mode the I_{BAT} current is reduced to 100 nA maximum. In applications where oscillator trimming is not practical or not needed, a default setting of 011 is recommended. Bit 2 of protocol (designated CCC) is used to clear the continuous counter. When set to logic 1, the continuous counter will reset to 0 when RST is taken low. Bit 1 of protocol (designated CVC) is used to clear the V_{CC} active counter. When set to logical 1, the V_{CC} active counter will reset to 0 when RST is taken low. Both counters can be reset simultaneously by setting CCC and CVC both to a logical 1. Bit 0 of the protocol (designated RD) determines whether the 32 clocks to follow will write a counter or read a counter. When RD is set to a logical 0 a write action will follow when RD is set to a logical 1 a read action will follow. When sending the protocol, 8 bits should always be sent. Sending less than 8 bits can produce erroneous results. If clearing the counters or trimming the oscillator, the data transfer can be terminated after the 8-bit protocol is sent. However, when reading or writing the counters, 32 clock cycles should always follow the protocol.

RESET AND CLOCK CONTROL

All data transfers are initiated by driving the RST input high. The RST input has two functions. First, RST turns on the serial port logic which allows access to the protocol register for the protocol data entry. Second, the RST signal provides a method of terminating the protocol transfer or the 32-bit counter transfer. A clock cycle is a sequence of a falling edge followed by a rising edge. For write inputs, data must be valid during the rising edge of the clock. Data bits are output on the falling edge of the clock when data is being read. All data transfers terminate if the RST input is transitioned low and the DQ pin

goes to a high impedance state. RST should only be transitioned low while the clock is high to avoid disturbing the last bit of data. All data transfers must consist of 8 bits when transferring protocol only or 8 + 32 bits when reading or writing either counter. Data transfer is illustrated in Figure 3.

DATA INPUT

Following the 8-bit protocol that inputs write mode, 32 bits of data are written to the selected counter on the rising edge of the next 32 CLK cycles. After 32 bits have been entered any additional CLK cycles will be ignored until RST is transitioned low to end data transfer, and then high again to begin new data transfer.

DATA OUTPUT

Following the eight CLK cycles that input read mode protocol, 32 bits of data will be output from the selected counter on the next 32 CLK cycles. The first data bit to be transmitted from the selected 32-bit counter occurs on the falling edge after the last bit of protocol is written. When transmitting data from the selected 32-bit counter, RST must remain at high level as a transition to low level will terminate data transfer. Data is driven out the DQ pin as long as CLK is low. When CLK is high the DQ pin is tristated.


CRYSTAL SELECTION

A standard 32.768 kHz quartz crystal can be directly connected to the DS1602 via pins 1 and 2 (X1, X2). The crystal selected for use should have a specified load capacitance (C_L) of 6 pF. For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Dallas Real Time Clocks."

BATTERY SELECTION

The battery selected for use with the DS1602 should have an output voltage between 2.5 and 3.5 volts. A lithium battery of 35 mAh or greater will run the elapsed time counter for over 10 years in the absence of power. Small lithium coin cell batteries produce both the proper output voltage and have the capacity to supply the DS1602 for the useable lifetime of the equipment where they are installed.

DS1602 ELAPSED TIME COUNTER BLOCK DIAGRAM Figure 1



PROTOCOL BIT MAP Figure 2

	7	6	5	4	3	2	1	0
Ì	ACC	AVC	OSC2	OSC1	OSC0	CCC	CVC	RD


VALID PROTOCOLS Table 1

PROTOCOL									
ACTION	CTION ACC AVC OSC2 OSC1 OSC0 CCC CVC RD							RD	DESCRIPTION
Read Continuous Counter	1	0	X	X	X	X	X	1	Output continuous counter on the 32 clocks following protocol. Oscillator trim register is not updated.
Write Continuous Counter	1	0	X	X	X	X	X	0	Counters are not reset. Input data to continuous counter on the 32 clocks following protocol. Oscillator trim register
Read V _{CC}	0	1	X	X	X	X	X	1	is not updated. Counters are not reset. Output V _{CC} active
Active Counter									counter on the 32 clocks following protocol, oscillator trim register is not updated. Counters are not reset.
Write V _{CC} Active Counter	0	1	X	X	X	X	X	0	Input data to continuous counter on the 32 clocks following protocol. Oscillator trim register is not updated. Counters are not reset.
Clear Continuous Counter	0	0	X	X	X	1	X	X	Resets the continuous counter to all zeroes at the end of protocol. Oscillator trim register is not updated.
Clear V _{CC} Active Counter	0	0	X	X	X	X	1	X	Resets the V _{CC} active counter to all zeroes at the end of protocol. Oscillator trim register is not updated.
Set Oscillator Trim Bits X = Don't Care	1	1	A	В	С	X	X	0	Sets the oscillator trim register to a value of ABC. Counters are unaffected.


DATA TRANSFER Figure 3 CLK 55 RST 5 6 30 3 RD CVC CCC OSC0 OSC1 OSC2 AVC ACC 0 -30 31 **PROTOCOL** LSB DATA MSB

TIMING DIAGRAM: READ/WRITE DATA TRANSFER

READ DATA TRANSFER



WRITE DATA TRANSFER



NOTE: t_{CL} , t_{CH} , t_R , and t_F apply to both read and write data transfer.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground -0.3V to +7.0V Operating Temperature -40° C to $+85^{\circ}$ C Storage Temperature -55° C to $+125^{\circ}$ C Soldering Temperature -50° C for 10 seconds

RECOMMENDED DC OPERATING CONDITIONS

(-40°C to +85°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Battery Supply Voltage	V_{BAT}	2.5	3.0	3.5	V	1
Logic 1 Input	V_{IH}	2.0		V _{CC} +0.3	V	1
Logic 0 Input	V_{IL}	-0.3		0.8	V	1

DC ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{CC} = 5\text{V } \pm 10\%)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage	I_{LI}	-1		+1	μA	
I/O Leakage	I_{LO}	-1		+1	μA	
Logic 1 Output	V_{OH}	2.4			V	2
Logic 0 Output	V_{OL}			0.4	V	3
Active Supply Current	I_{CC}			1	mA	4
Timekeeping Current	I_{CC1}			50	μΑ	5
Timekeeping Current	I_{BAT}			400	nA	6
Leakage Current	I_{BATL}			100	nA	11

CAPACITANCE $(t_A = 25^{\circ}C)$

						<u>, , , </u>
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{I}		5		pF	
I/O Capacitance	C _{I/O}		10		pF	
Crystal Capacitance	C_X		6		pF	10


^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


AC ELECTRICAL CHA	($V_{CC} = +5V \pm$:10%; -40	°C to 85°C)		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Data to CLK Setup	t_{DC}	50			ns	7
CLK to Data Hold	t_{CDH}	60			ns	7
CLK to Data Delay	t_{CDD}			200	ns	7, 8, 9
CLK Low Time	t_{CL}	250			ns	7
CLK High Time	t_{CH}	250			ns	7
CLK Frequency	f_{CLK}	DC		2.0	MHz	7
CLK Rise & Fall	$t_{\rm F,} t_{\rm R}$			500	ns	
RST to CLK Setup	$t_{\rm CC}$	100			ns	7
CLK to RST Hold	t _{CCH}	60			ns	7
RST Inactive Time	t_{CWH}	1			μs	7
RST Low to I/O High Z	$t_{ m RDZ}$			70	ns	7
CLK High to I/O High Z	t_{CDZ}			20	ns	7


NOTES:

- 1. All voltages are reference to ground.
- 2. Logic 1 voltages are specified at a source current of 1 mA.
- 3. Logic 0 voltages are specified at a sink current of 4 mA.
- 4. I_{CC} is specified with the DQ pin open.
- 5. I_{CC1} is specified with V_{CC} at 5.0V and $\overline{RST} = GND$.
- 6. I_{BAT} is specified with $V_{CC} < V_{BAT}$ and V_{BAT} within DC recommended operating conditions.
- 7. Measured at $V_{IH} = 2.0V$ or $V_{IL} = 0.8V$.
- 8. Measured at $V_{OH} = 2.4V$ or $V_{OL} = 0.4V$.
- 9. Load capacitance = 50 pF.
- 10. Specified as the load capacitance for which the crystal frequency is guaranteed (see crystal manufacturer's data sheet).
- 11. Leakage current is the amount of current consumed from the battery when V_{CC} is not present and the oscillator is turned off.

DS1602 8-PIN DIP 300-MIL









PKG	8-PIN				
DIM	MIN	MAX			
A IN.	0.360	0.400			
MM	9.14	10.16			
B IN.	0.240	0.260			
MM	6.10	6.60			
C IN.	0.120	0.140			
MM	3.05	3.56			
D IN.	0.300	0.325			
MM	7.62	8.26			
E IN.	0.015	0.040			
MM	0.38	1.02			
F IN.	0.120	0.140			
MM	3.04	3.56			
G IN.	0.090	0.110			
MM	2.29	2.79			
H IN.	0.320	0.370			
MM	8.13	9.4			
J IN.	0.008	0.012			
MM	0.20	0.30			
K IN.	0.015	0.021			
MM	0.38	0.53			

DS1602 8-PIN SOIC 200-MIL







PKG	8-PIN					
DIM	MIN	MAX				
A IN.	0.203	0.213				
MM	5.16	5.41				
B IN.	0.203	0.213				
MM	5.16	5.41				
C IN.	0.070	0.074				
MM	1.78	1.88				
E IN.	0.004	0.007				
MM	0.102	0.254				
F IN.	0.074	0.084				
MM	1.88	2.13				
G IN.	0.050 BS	SC				
MM	1.27 BS	C				
H IN.	0.302	0.318				
MM	7.67	8.07				
J IN.	0.006	0.010				
MM	0.152	0.254				
K IN.	0.013	0.020				
MM	0.33 0.508					
L IN.	0.019	0.030				
MM	4.38	0.762				

10 of 10 070199