

PCI-431 Series

Ultra-Performance, Analog I/O DSP Coprocessor Boards for PCI Bus

FEATURES

- 320C44 DSP; dual on-board 32-bit busses.
- For FFT's, digital filtering, sonar/radar, robotics, imaging, and spectral analysis.
- Up to four, simultaneous, streaming, 12-bit, 10MHz A/D channels. Up to 40 MHz single channel.
- Up to 8Mb on-board fast SRAM memory plus Flash Boot RAM.
- Four COMM ports to integrate external DSP's.
- Continuous simultaneous non-stop A/D sampling; DSP math and host block uploads.
- Runs under Hyperception's Windows 95/98/NT[®] block diagram programming signal processing system.
- Simple Application Function Block software included *free* for Windows 95/98/NT.

Using advanced data acquisition concepts and a sophisticated architecture, the PCI-431 is a combination analog input/output and Digital Signal Processor (DSP) coprocessor configured on a high-density circuit board for installation in desktop PCI computers. Typical applications include Fast Fourier Transforms (FFT's), spectral analysis, digital filtering, communications systems, receivers, analytical instruments, vibration testers, robotics, and modelling/simulation.

The simultaneous-sampling multiple-channel A/D section is ideal for phased arrays in sonar and coherent detectors. The design totally eliminates channel-to-channel skew time in single-A/D designs. These inputs are configured on a



pluggable high-density "ADW" module, offering a choice of input configurations. Current models include a four-channel 12-bit version, model PCI-431A, with up to 10MHz sampling per channel. All four A/D converters sample at exactly the same time. Model PCI-431C is similar with four 5MHz 14-bit A/D's. Other models are planned.

The PCI-431's architecture offers true *multi-level* concurrent co-processing. Using a local First-In, First-Out (FIFO) A/D memory and a bidirectional PCI bus FIFO, analog samples may be stored *while* DSP math continues *while* previous data blocks are uploaded to the host PC.



Figure 1. System Block Diagram

DATEL, Inc., Mansfield, MA 02048 (USA) • Tel: (508)339-3000, (800)233-2765 Fax: (508)339-6356 • Email: sales@datel.com • Internet: www.datel.com

This offers the most efficient division of tasks with the PCI-431 handling A/D sampling and signal math while the PC stores data to disk and/or displays it on simultaneous screen graphics.

A/D clocking may use an on-board programmable frequency synthesizer, local crystal oscillator, or external clock input. Frame triggering is either from an internal DSP timer or analog or digital inputs. The analog trigger uses a threshold comparator whose level is set by a programmable on-board 16-bit D/A converter. This D/A may also be used as a general purpose analog output.

The 50MHz Texas Instruments 320C44 floating point zerowait-state Digital Signal Processor will execute two parallel instructions in one CPU cycle and includes a wealth of highperformance features such as on-chip Direct Memory Access (DMA), numerous local interrupts, and programmable timers. The DSP fully controls "Harvard architecture" dual 32-bit busses and up to eight megabytes of high-speed on-board static random access memory (SRAM). A flash boot RAM stores initial code so the DSP automatically starts and waits for download of additional code from the host, from the RS-232-C serial port or via one of four on-board byte-wide COMM ports. These COMM ports also extend the power of the PCI-431 by connecting to nearby C40 DSP's on adjacent array processors. Thus the PCI-431 may form the nucleus of a powerful multiprocessor DSP system.

Data, code, and control/status from the PCI-431 passes through the 512-word 32-bit BiFIFO which can read or be written to from the PCI bus in burst bus master mode while the DSP continues processing.

The combination of hardware design and software offers ringbuffered pretriggering to collect data *before* and after an external event. A local programmable 24-bit sample counter determines the frame length after each trigger for repeating triggers or the number of samples after a pretrigger signal. This exceptional design flexibility can collect single samples, repeating samples, repeating frames of multiple samples, or may sample "forever". The ring buffering can be confined only to the PCI-431's fast on-board memory or can use available memory on the host PC for very large buffers. The bus master controller may temporarily take control of the PCI bus and burst arrays directly to PCI memory in DMA mode. The design is fully streaming and will not lose samples while filling host memory or disk of hundreds of megabytes.

PCI-431 DSP Memory Summary

(Standard 320C44 memory reservations are not shown)

Byte Address	Function	Directions
00300000-0037FFFFh	Flash Memory	Read/Write*
00380000-003D8000h	Local I/O Registers	See manual
00400000-0047FFFh	Local SRAM	Read/Write
80000000h	Bidirectional FIFO Data	Read/Write
80040000h	BiFIFO Mailbox	Read/Write
80080000h	Reset BiFIFO	Write
80100000-802FFFFFh	Global SIM SRAM	Read/Write

*Special prodecures are required to write to the Flash memory.

PCI-431 I/O Registers Mapped in Local DSP Memory

(Read/Write)
(Write only)
(Write only)
(Read only)
(Read/Write)
(Read/Write)
(Read/Write)
(Rread/Write)
(Write only)*
(Write only)
(Write only)

*Interrupts to PCI bus are fully maskable.

PCI Pass-Thru Regions

Region	Base Address Register	Function	Direction
Not Applicable	BADR0	S5933 Operation Registers	Read/Write
Region 0	BADR1	Reserved	
Region 1	BADR2	BiFIFO Mailboxes	Read/Write
Region 2	BADR3	BiFIFO Data	Read/Write
Region 3	BADR4	BiFIFO Reset	Write





Figure 2. Hyperception RIDE Block Diagram Worksheet

Hyperception RIDE

The Hyperception Real Time Integrated Development Environment (RIDE) for DSP offers connect-the-boxes graphic "block diagram" control of the PCI-431 without having to learn DSP programming. RIDE operates under Windows 95 or Windows NT and includes a comprehensive library of several hundred DSP, math, array matrix, I/O, and data processing functions all selected by movable screen icons on a worksheet. These functional blocks cover *both* the local DSP operation *and* activity on the host PC. Once the diagram is designed, the system "compiles" it to high-speed binary code, downloads it to the PCI-431 and collects data to screen, host buffer, disk, or other destination. The user may graphically "single step" the operation and debug the application "live".

Sections of the block diagram worksheet may be saved to a library as functional modules described by a single icon. Thus, debugged modules are available for multiple user applications. RIDE will operate concurrently with other boards and processes in the system.

With RIDE for the PCI-431, the user does not have to learn a computer language but may integrate his or her own software functions if desired. Related Hyperception products will generate "C" source code from the block diagram graphics or a complete preprogrammed executable file (the "HAPPI" system) for non-technical operators. Hyperception also offers fully compatible image processing and communications products for the PCI-431.

DATEL AFB System

DATEL's Application Function Block (AFB) System (model PCI-431WIN) is a simple, easy-to-learn, PCI-431 command sequencer running under Windows 95 or NT. The system initializes all hardware, starts the A/D, saves data to disk and plays back screen graphics. The AFB system also includes a real-time "oscilloscope" screen mode and a hex DC calibration utility. It will run numerous DSP functions at high speed (including FFT's) and exercises all hardware on the board. A small DSP library is included, and the AFB system is sufficient to perform many applications.

AFB operation is defined by function blocks under Windows 95 which invoke tokens. The user selects these tokens after designing the application. The list of tokens correspond directly to internal functions previously downloaded to the PCI-431. The assembled token stream is then downloaded to the DSP where it is processed in sequence and executed. Simple nested loops are supported.

Data is passed as files to the host PC where further file processing may use any spreadsheet or data base program or a simple user program. The AFB system serves as an example of how to program the PCI-431 and includes many low level functions to extract for integration with your code. Or you may add your own functions to the DATEL AFB library.



FUNCTIONAL SPECIFICATIONS

(Typical at +25°C, dynamic conditions, gain = 1, unless noted)

ANALOG INPUTS	PCI-431A	PCI-431B	PCI-431C	PCI-431D
Number of Channels Input Configuration Analog Module Type	4 non-isolated Single-ended [Note 1] ADW-12A	2 non-isolated Single-ended [Note 1] ADW-12B	4 non-isolated Single-ended [Note 1] ADW-14C	16 non-isolated Single-ended [Note 1] ADW-14D
[Note 3]	±2.5V or 0 to +5V (user selectable)	±2.5V	±2.5V or 0 to +5V (user selectable)	±2.5V
Input Overvoltage [Note 2]				
(sustained, no damage)	±12V	±12V	±12V	±12V
Input Impedance	1 kilohm	500 Ω or 50 Ω	1 kilohm	1 µA leakage
Channel Addressing	Two or four	One or two	Two or four	2 to 16 channels
Modes [Note 7]	channels, simul.	channels, simul.	channels simul.	simul. [Note 16]
Input Connector	25-pin "D"	SMA Coaxial	25-pin "D"	25-pin "D"
A/D CONVERTER				
Number of A/D's Resolution	Four 12 bits	Two 12 bits	Four 14 bits	Sixteen 14 bits
Conversion Time [Note 12]	100 ns max.	25 ns max.	333 ns max.	2.2 µs
[Note 8]	Straight hinary		Straight hinary	_
Bipolar Output Coding	Offset binary or two's	Two's complement	Offset binary or	
[Note 8]	complement		two's complement	Two's complement
SYSTEM DC CHARACTERISTIC	S [Note 6]		I	
Integral Non-linearity	±2 LSB	±2 LSB	±3 LSB	±3 LSB
Differential Non-linearity	±1 LSB	±1.5 LSB	±2 LSB	±2 LSB
Gain Error	Adj. to zero	6.5%	Adj. to zero	[Note 18]
Offset/Zero Error	Adj. to zero	Adj. to zero	Adj. to zero	[Note 18]
Full Scale Tempco	±0.2 LSB/°C	±1 LSB/°C	±0.2 LSB/°C	[Note 18]
Offset/Zero Tempco	±0.1 LSB/°C	–2 LSB/°C	±0.1 LSB/°C	[Note 18]
SYSTEM DYNAMIC PERFORMANCE				
Sampling Rate (single channel) [Note 12] Sampling Rate to FIFO	1 kHz min., 10 MHz max.	5 MHz min., 40 MHz max.	1 kHz min., 3 MHz max.	370 kHz max.
(all channels simultaneous) [Note 6] Sampling Rate to DSP Memory	10 MHz per chan.	40 MHz per chan.	3 MHz per chan.	300 kHz per chan.
(all channels simultaneous) [Note 6] Total Harmonic Distortion	5 MHz per chan. –72 dB [Note 4]	10 MHz per chan. –62 dB [Note 22]	3 MHz per chan. –82 dB [Note 5]	300 kHz per chan. –82 dB
[Note 11]	10 MHz	40 MHz	10 MHz	15 MHz



(Typical at +25°C, dynamic conditions, gain = 1, unless noted)

ANALOG INPUTS	PCI-431E	PCI-431F	PCI-431L
Number of Channels Input Configuration	4 non-isolated [Note 1] Differential [Note 19] ADW-16E	4 non-isolated Single-ended [Note 1] ADW-14F	16 non-isolated Single-ended [Note 1] ADW-12I -1 or -2
Full Scale Input Ranges [Note 3]	±2.5V	±2.5V or 0 - 5V	±2.5V or 0 - +4.096V (two models)
Input Overvoltage			
(sustained, no damage)	±12V	±12V	±1 µA leakage
Input Impedance	1 kilohm	1 kilohm	[Note 2]
Channel Addressing	IWO OF TOUR	2 or 4 channels,	2 to 16 channels,
	Subminiaturo "D"	Simul. 25 pip "D"	Simul. [Note 16]
	Subminiature D		25-pin D
A/D CONVERTER			
Number of A/D's	Four	Four	Sixteen
Resolution	16 bits	14 bits	12 bits
Conversion Time		400	
[Note 12]	2.8 µs max.	100 ns	650 ns
Bipolar Output Coding		Straight hin offset	Straight binary
[Note 8]	Two's complement	bin., two's comp.	offset binary
SYSTEM DC CHARACTERISTIC	S [Note 6]	_	
		.2100	
Differential Non-linearity			
Gain Error	Electronic trim	Adi to zero	INote 201
Offset/Zero Error	Electronic trim	Adi, to zero	[Note 20]
Full Scale Tempco	±3 LSB/°C	±0.5 LSB/°C	[Note 20]
Offset/Zero Tempco	±0.1 LSB/°C	±0.2 LSB/°C	[Note 20]
SYSTEM DYNAMIC PERFORMANCE			
Sampling Rate		1kHz min	
(single channel) [Note 12]	333 kHz max.	10 MHz max.	1 MHz
Sampling Rate to FIFO			
(all channels simultaneous)			
[Note 6]	268 kHz	10 MHz per channel	600 kHz
Sampling Rate to DSP Memory			
(all channels simultaneous)			
Total Harmonic Distortion			
Full Power Input Bandwidth	-91 UD	-75 UB	-79 UD
[Note 11]	5 MHz	10 MHz	20 MHz

[Note 13]

Trigger Input

Trigger Function

Trigger Sources

Response to Trigger

Internal Trigger Range

External Analog Trigger

Analog Trigger Input Range

Analog Trigger Hysteresis

A/D Samples per Frame

Pretrigger Mode

[Note 14]



SPECIFICATIONS, CONTINUED

A/D Sample Clock Sources

(Typical @ +25°C, dynamic conditions, unless noted)

1. 20-40 MHz frequency

 CPU clock divided by any integer 2 - 65536
 External (user supplied) clock on P3 internal header (TTL levels)

6. On-board crystal oscillator (user installable)

TTL logic levels, edge triggered. Triggering occurs on the falling edge. Each trigger starts a frame with a

programmable number of A/D samples

Selectable between TCKL0 timer from

DSP, external digital trigger input, pretrigger mode, or external analog

 Runs the A/D "forever" with the sample counter disabled. Sampling is terminated by counting frames.
 Pretrigger mode (see below).
 MHz (CPU clock/2) divided by 1 to

Uses the on-board D/A channel and a

comparator to start a frame. Allow a 2µs delay after threshold crossing. Triggering occurs on the rising slope.

1 to 16,777,216 samples. *Load one less than the desired sample count and do not load less than 2.* The sample counter may be disabled for frames longer than 16 million.

A/D sampling begins with an internal trigger. The sample down-counter is delayed until an external trigger. Sampling stops when the sample count is reached. Data is stored in a ring buffer for analysis before and after the external trigger.

2³² (40ns to 12.2 hours). Generated by DSP TCKL0

 Selectable from among:
 A trigger starts one frame of A/D samples ("single trigger").
 Starts repeating frames of samples, each started by an internal trigger ("continuous

trigger").

±10V

±40 mV

 synthesizer
 Synthesizer divider (any integer 2 - 65536)
 Fixed 10, 25, or 50 MHz CPU

clock

per frame.

trigger.

A/D CLOCK, TRIGGER, AND SAMPLE COUNTER

	•
СРИ Туре	One Texas Instruments floating point 320C44, 50 MHz
Local Data Busses	Local, 32 bits. Global, 32 bits.
Flash Boot Memory	Up to 512k x 16 bits (standard is 128k x 16)
On-board Local Memory	Up to 512k x 32 bits surface mount SRAM (2M b). Standard is 128k x 32.
On-board Global Memory	Up to 2 x 1M x 32 bits SIMM SRAM (8 Mb). Standard is 2 x 256k x 32 (2 Mb).
Local DMA Controller	Internal to DSP
Local Interrupts to DSP	Bidirectional output FIFO is empty, A/D sample count reached, A/D FIFO half full, bidirectional input FIFO has data. NMI - connected to COMM ports.
COMM Ports	Four byte-wide DSP COMM ports, approx. 14 MHz max. rate. Uses four internal 30-pin header connectors.
JTAG/ISP Port	For programming and verification of internal logic devices (internal header, P5, 8 pins).
Emulator Port	Internal header P11, 14 pins. Compatible to XDS510 emulator.
DSP Reset	DSP reset may occur from PCI bus reset bit, on-board reset pushbutton, software reset instruction, power-on reset, or COMM port reset.
Serial Port	On-board 2661 UART and RS-232-C transcievers for diagnostics, local monitor, etc. Programmable data length, stop bits, synch/asynch and baud rate (max.115 kilobaud). I/O is on an internal 10-pin header.
DSP Expansion Slot	Contains a subset of the local bus, 32-bit data, 8-bit address. The port is selected at DSP address 003B8000. CAUTION - This port is unbuffered.
A/D Memory	4096 x 32 bits First-In, First-Out, includes empty, half full and latched full signals.
PCI BUS INTERFACE	
Data Bus Size	32 bits
Address Bus Size	32 bits
Data Transfer	32-bit I/O or memory (selectable)
PCI Controller	AMCC S5933, bus master or slave mode
Interrupt to PCI Bus	Controlled by on-board DSP software. Selectable INTA#, INTB#, INTC#, or INTD# to PCI bus.
Bidirectional FIFO (BiFIFO) [Note 15]	2 x 512 x 32 bits dual bidirectional FIFO between PCI controller and DSP global bus. Includes control/status mailbox and interrupt.

LOCAL DSP MICROCOMPLITER



ANALOG OUTPUT	
Number of Channels	One channel mounted on DSP carrier board.
Functions	Selectable as general-purpose analog output or analog trigger comparator threshold reference
Resolution	16 bits
Output Voltage Range	-10V to +10V at 5 mA max.
Linearity	±0.01% of FSR
Settling Time	10 µs (10V step)
D/A Connector	P3 10-nin internal header (shared
	with other functions).
MISCELLANEOUS	
Analog Module PCB	
Outline Dimensions	5" L x 3.313" W
Analog Module Bussing	Besides many A/D controls, the ADW includes an 8-bit write-only control bus and hidiroctional road/write 22 bit data have
LED Lamp	Internal green light-emitting diode
	lamp programmable by the user for
	diagnostics, etc. Visible only when
о. н. т.	the computer cover is removed.
System warmup Time	15 minutes to achieve rated accuracy.
Board Identification	Internal 4-bit solder gap is factory
Code	preset to identify analog module type.
	May be changed if another module is present
Operating Temp. Range	0 to +60°C. Forced cooling is required.
Storago Tomp, Dango	No thermal shock.
Relative Humidity	-25 to +65 C 10% to 95% no condensation
Altitude	0 to 10,000 feet
Power Required	+5V at 1.5A typ., 2A max.
from PCI Bus	±12V at 200 mA typ. , 250 mA max.
PCB Outline Dimensions	use +3.3V power. 1 187" W x 12 313" L x 0 75" H (SIMM
[Note 10]	height above PCB)
Number of Slots	One slot [Note 10]
Bootstrap Flash Code	The DSP automatically loads and
	runs from the flash. After
	Initialization, it attempts to run a
	BiFIFO.
Fabrication	Double-sided, high density, multi-layer
	surface mount. CAUTION - Do not
	flex the board or apply mechanical
	stress.

FOOTNOTES

- The simultaneous sampling single-ended models may operate in "software differential" mode by connecting two single-ended A/D's to each external differential input channel. Then subtract the resultant data in software after A/D conversions are done.
- 2. For models with 50Ω input impedance sustained overvoltage is ±5V and momentary overvoltage is ±12V.
- 3. The standard configuration is bipolar inputs (where available) and offset binary coding unless noted. Input ranges and output coding are changed by modifying jumpers or solder gaps on the analog module. <u>Or</u> some versions require separate models and cannot be converted between unipolar and bipolar.

- 4. PCI-431A test conditions: 1 MHz filtered sinewave input, amplitude = full scale –0.5 dB. THD uses the first six harmonics.
- 5. PCI-431C test conditions: 500 kHz filtered sinewave input, amplitude = full scale -0.5 dB. THD uses the first six harmonics.
- 6. The aggregate total sample rate to the A/D FIFO memory is (NumberChannels) x (MaxSampleRatePerChannel).
- 7. Models PCI-431A -431C, and -431F always transfer either two samples or four samples simultaneously sampled with each A/D clock. Data transfers are always 32 bits wide with A/D samples right justified within each 16-bit word. The SSH control bit selects whether two or four channels are collected together. The channel address automatically wraps around to zero after collecting the highest channel. Model PCI-431B transfers two single channel samples *separately clocked* but packed into a 32 bit dword.
- 8. Output data is right justified without sign extension. For multiple channels, data is loaded to the A/D FIFO memory sequentially multiplexed by channel address. For example, with 4-channel inputs, the output channel sequence is 0, 1, 2, 3, 0, . . .
- 9. The system must be allowed to stabilize after high thermal gradient or thermal shock conditions.
- 10. A PCI board mounted in the slot adjacent to the PCI-431 (component side) should be 7.25 inches maximum depth from the back mounting plate. Adjacent boards longer than this will fit but should use a non-conductive plastic or cardboard separator. The PCI-431 is over 12 inches long. Make sure there is no interference from fans, disk drives, brackets, or adjacent hardware.
- 11. Full power input bandwidth is that sinusoidal input frequency for which the equivalent amplitude of the quantized digital output is –3 dB from that at low frequencies. Since this input frequency is generally "beyond Nyquist", it is useful only if the aliasing effects are fully understood. The input sinewave must be well filtered and achieve harmonic distortion less than –96 dB. Note that this input specification implies that some level of output attenuation may begin within the Nyquist sampling rates (input spectra <0.5 the maximum sampling rate).</p>
- 12. There is a hierarchy of available speed from the A/D converters. The times shown are the fastest hardware throughput from a single A/D channel into the on-board A/D FIFO memory. Transfers to local DSP memory may take somewhat longer depending on concurrent DSP processing. Bus master block transfers to PCI bus depend on many system factors plus the on-going DSP processing and must be tested for each system.
- The user may install a crystal and driver "can" oscillator for the A/D clock. This allows the user to have an oscillator as stable and accurate as needed.
- 14. If external triggers are used with internal A/D sample clocking, samples will be collected at the next A/D clock after the trigger.
- 15. The Bidirectional FIFO is transparently cascaded through the S5933 controller FIFO in PCI bus master mode.
- 16. Channel Addressing Modes: Models PCI-431A, C, D, E, F, and L will sample all of their channels simultaneously or can be <u>short-cycle addressed</u>, transferring fewer channels than their full capacity. Short-cycling always transfers an even number of channels starting at channel zero (0-1, 0-3, etc.). Short-cycle addressing is controlled by the Channel Address Register on the DSP carrier board.
- 17. Models A, B, C, and F use pipelined A/D converters with some sample clock delay between the start of conversion and output data ready.
- The PCI-431D uses pre-trimmed A/D converters. The offset error over the full temperature range is ±5 LSB (typ.) and the gain error is ±20 LSB (typ.) over the temperature range.
- The PCI-431E Common Mode Input Range is ±2.5V and the Common Mode Rejection is 60 dB, DC to 60 Hz.
- The PCI-431L uses pre-trimmed A/D converters. The offset error over the full temperature range is ±6 LSB (typ.) and the gain error is ±15 LSB (typ.) over the temperature range.
- 21. Models PCI-431D, E, and L employ a switched-capacitor input to each A/D converter. This type of input reflects minute amounts of charge back to the external input circuit. Also the effective input capacitance changes at the A/D sampling rate. Normally these conditions are of no consequence to driving sources under 1000 ohms. If necessary, consider using a stable, fast-settling amplifier on each input.
- 22. PCI-431B test conditions: 9.68 MHz filtered sinewave input. Amplitude = FS 0.5 dB, external 40 MHz clock. The THD uses the first six harmonics.

DATEL, Inc., Mansfield, MA 02048 (USA) • Tel: (508)339-3000, (800)233-2765 Fax: (508)339-6356 • Email: sales@datel.com • Internet: www.datel.com



A/D Data Format

A/D data is delivered as a stream from the FIFO memory. For multichannel inputs, this means that data is multiplexed by the channel address with a modulo address wrap-around at the top channel. For example, with 4-channel inputs, the output channel sequence is 0, 1, 2, 3, 0, 1, ... One additional factor is that the 32-bit wide dual FIFO contains two A/D samples. Therefore the longword sequence is $0, 1 \dots 2, 3 \dots 0, 1 \dots$

The FIFO output can take two formats depending on which analog module is used and whether single-channel or autosequential (autoincrement) channel addressing is selected. For single-channel mode, data appears as follows:

31	16	15	0
Sample	e N+1	Samp	ole N

If the addressing is selected for autoincrement, data appears this way:



Note that all A/D data is right-justified within the 16-bit data word with upper bits beyond the A/D resolution going unused. Models PCI-431A and 431C always transfer either two samples or four samples simultaneously sampled with each A/D clock. Data transfers are always 32 bits wide with A/D samples right justified within each 16-bit word. The SSH control bit selects whether two or four channels are collected together. The channel address automatically wraps around to zero after collecting the highest channel. Model PCI-431B transfers two samples *separately clocked* but packed into a 32 bit dword.

Trigger and Sample Count Systems

The PCI-431 accepts one of three triggers - external analog, internal, or external digital. All three initiate identical internal actions. For the internally generated trigger, either a single trigger can be accepted ("single trigger mode") or the trigger can repeat ("continuous trigger mode") with programmable delays between each trigger.

The trigger starts a frame of samples. Each frame can be from one to 16,777,216 samples using the 24-bit counter. The system will collect the number of samples in the sample counter then stop and wait for the next trigger. Meanwhile, the sample counter will automatically reload in anticipation of the next trigger. Data flows into the FIFO memory which will notify the DSP that it has data to be saved. The FIFO size is independent of the frame size, therefore FIFO flags will occur independently from the sample counter.

A DSP interrupt can be generated after each frame completes or at each FIFO half full signal.

The PCI-431 will automatically control its own channel addressing such that the address advances immediately as a sample is sent to the FIFO. In single-channel mode, each frame will consist of data from only the selected channel. In automatic sequential addressing ("autoincrement"), the frame will contain one or more scans of channels, with addresses automatically wrapping around according to the channel capacity of the analog module.

The combination of programmable sample count, frame rate, A/D rate, and channel addressing mean that practically all conceivable applications can be accomplished. The basic system timing is shown in Figure 3.



Figure 3. PCI-431 A/D Timing Diagram



Pre/Post Trigger Transient Capture Applications

A certain class of applications requires data sampled relative to one or more external events. Data before and after the event need to be analyzed. If the exact time of those external events cannot be predicted accurately but the event can be identified with a trigger, data must be recorded continuously then processed after the event occurred. At higher sample rates, the user must use all memory storage, which has limited capacity, but is still large enough to capture the event. A ring buffer circular storage method is used in which new samples continually overwrite the oldest samples.





The PCI-431 accepts either a digital or analog (threshold trip) event trigger. An on-board D/A converter sets the comparator voltage level for the analog trigger. The system stores data before and after the trigger. A post trigger sample counter selects the number of offset samples after the trigger. The number of pretrigger samples equals the total circular storage minus the post trigger size. Note that pretrigger samples in Figure 5 are skewed over the buffer tail.



Figure 5. A/D Data Ring Buffering

A/D collection continues after the trigger until the system has stored the number of samples specified in the sample counter. The trigger sample can be found using backwards circular offset from the last sample saved. Multiple external events can be identified using a combination of the post trigger method and the marker inputs.

The PCI-431 can access huge PCI memory. Collected A/D samples can then be saved to disk or tape.

System Throughput

All specifications listed here describe performance available on the *board*. Actual transfer rates out to system memory, disk, network, or other data destinations depend on many other factors. These include the memory type and memory controller, host software Operating System, disk interface, number of disk drives, buffer sizes, type of disk controller, number and method of simultaneous applications, DMA usage, CPU type and speed, bus loading, software design, etc. It is not practical to state a single set of performance specifications for the total *system*, however, DATEL can give you guidelines for a specific configuration. For speed-critical applications, the full system must be thoroughly tested to develop actual performance.



RIDE Function List

The following is a *partial* list of standard functions included with Hypersignal[®] RIDE. Functions listed with an asterisk (*) are included in RIDE Lite.

Arithmetic Functions

*Absolute Value, *Add, Complex Conjugate, *Complex to Real, dBAmplitude, dBPower, *Differentiate, *Divide, *Exponential, Four or Five Input Add, *Integrate, *Log, *Log 10, *Logx(y), *Modulo, *Multiply, Polar to Rectangular, *Power, Product, *Real to Complex, *Reciprocal, Rectangular to Polar, *Square, *Square Root, *Subtract, *Sum, Three Input Add

Bit Conversion Functions

Bit Mask, *Ones Complement, Pack, *Shift Left, *Shift Right, Unpack

Communications Functions

1st Order Butterworth Filter, *Automatic Gain Control, Averaged Periodogram, Bit Error Rate, *Fixed Offset, *Gain, Integrate and Dump, Leaky LMS Adaptive Filter, Least Mean Square Adaptive Filter, First Order Loop Filter, Numerically Controlled Oscillator, Periodogram, Phase Decoder, Phase Locked Loop, PSK (Phase Modulation), *Rectify, *Spectral Inversion, Strobe

Companding

µ-255 Decode/Encode, A-87.6 Decode/Encode (A law)

Conditional Operators

Equal, Greater Than, Greater Than/Equal, Less Than, Less Than/Equal, Loop Counter, NOT, Not Equal

Digital Logic Functions

*1 to N Demultiplexer, *N to 1 Multiplexer

Displays

*2-Channel Display, *Digital Display, *Single Channel Display, *Text Display, *XY Display

DSP Functions

1/3 Octave Band Analyzer, 2-Sided Magnitude or Phase, *Accumulate, *Autocorrelation, Biquad, *Center Clip, *Clip, *Convolution, *Correlation, Dead Band, *Decimate, *FIR Filter, Frame Accumulate, Frame Peak Position, *IIR Filter, *Interpolate, *Magnitude, *Median Filter, Octave Band Analyzer, *Offset, *Phase, *Power Spectrum, Quantizer, Scale, *Threshold, Transfer Function, *Zero Crossing

File I/O Functions

*File Read/Write, Multi File Read, * Super File Read

Frame Functions

*Buffer, *Concatenate, *Extract Sample, *Frame Count, *Frame Information, Frame Shift, Frame Size, Framesize Conversion, Overlap Buffer, *Pad, Peak Hold, *Replace Sample, *Reverse, Rotate, Search, Sort, *Split, *Subset

General Functions

*Convert (float-integer-float), *Delay, Recursion, Sample-and-Hold, Table Lookup, *Terminate Block Diagram

Logical Functions

4 Input AND, 4 Input OR, Decimal to Binary, *Logical AND, NAND, NOR, NOT, OR, XOR

Multi Channel

*Interleave or Separate N Channels

Signal Generators

Complex Exponential, *Constant Generator, *Cosine Generator, Gaussian Generator, Impulse Generator, Noise Generator, PRN Generator, Pulse Train, *Ramp Generator, *Sine Generator, *Square Wave Generator, *Sweep Generator, *Triangle Wave Generator

Speech Functions

Adaptive Differential Pulse Code Modulation Decoder or Encoder, Linear Predictive Coding

Statistical Functions

4 Input Max, Covariance, Event Counter, Exponential Fit, Frame Cumulative, *Frame Maximum, *Frame, Mean, *Frame Minimum, *Frame Range, *Frame Standard Deviation, Global Cumulative, Global Frame Mean, *Global Maximum, *Global Mean, *Global Minimum, *Global Range, *Global Standard Deviation, *Global Variance, Histogram, *Linear Fit, Polynomial Fit, *Root Mean Square

Transforms

Cepstrum, Chirp Z-Transform, Complex Cepstrum, DCT, *DFT, Fast Hartley Transform, *FFT, Four Freq. Goertzel Algorithm, *Frequency Zoom, Goertzel Algorithm, Hilbert Transform, Inverse DCT, *Inverse DFT, Inverse Fast Hartley Transform, *Inverse FFT, Inverse Hilbert Transform

Trigonometric Functions

*ArcCosine (x), *ArcSine (x), *ArcTangent (x), *Cosine(X), *Hyperbolic Cos(x)/Sin(x)/Tan(x), *Sinc(x), *Sine(x), *Tangent(x)

User Controls

Analog Meter, Data Display, Fader, Function Generator, Keypad, Knob, LED Meter

Wave I/O Functions

*Wave Player/Recorder

Wavelet Functions

Daub4 or 6 Discrete Wavelet Transform with 4 or 6 Daubechies Coefficients

Window Functions

*Bartlett Window, *Blackman, *Boxcar, Gaussian, *Hamming, *Hanning, Kaiser, Saramaki, Welch

DATEL

Application Function Block System

The AFB system was designed to satisfy several competing objectives:

- It is easy to learn and use.
- It does not require DSP programming (but you must understand your application).
- It can be modified, customized and expanded by adding your own code.
- The system is reasonably powerful because of numerous library modules.
- AFB's offer high performance and achieve most of the speed of the DSP.
- Exercise the board hardware to verify that it is operational.
- The whole system is open so that developers can fully understand it and adapt it to specific applications.

Combined with the host-side Commander interface, the AFB system will do three simultaneous tasks at high speed without sample loss:

- Super-fast, high-data-quality, non-stop streaming A/D sampling
- · Concurrent DSP math operations
- Swapped buffer uploads to the host PCI computer

The AFB system consists of a library of functions to control the PCI-431, a command list processor (the "Scheduler" on the DSP) and a host side interface system (the "Commander"). The DSP portion of the system is downloaded at start up as a large COFF binary file from the PCI host to DSP memory (or is "cross-loaded" from the NVRAM).

To operate the PCI-431, the user builds an AFB text source file and passes this to the Commander to process. The Commander converts this to a stream of 32-bit binary tokens which are copied one time to the Scheduler running on the DSP. This token control list remains resident in DSP memory all during the time the AFB system is active. The DSP Scheduler then calls specific AFB functions which were previously downloaded within the Scheduler's function library. The tokens are called one after another as fast as possible and the operation sequence exactly follows that built in the user's AFB source file. In fact, each called AFB function consists of a "C" or assembly module using a special parameter passing method.

The AFB system supports simple nested loops for hierarchical control. It uses a sophisticated double swapped buffer system (both input and output swapped buffer pairs) to retain high speed and no lost data. While it is not a full computer language (there are no address labels, returned values, conditional branching, etc.), these operations are easily added by inserting your own "C" or assembly code and rebuilding the AFB system.

The Commander now assumes a data processing role once the initial AFB download and start occurs. As the Scheduler calls AFB functions, output data blocks are uploaded back to the Commander on the PCI host side which is now waiting for data. Typically this data is passed to a disk file where the user may further process it with any data base, spreadsheet or signal-processing package. A portion of the Commander is pre-programmed to accept continuous FFT array uploads and display them graphically. A hexadecimal DC calibration mode is also offered. The AFB system should be thought of as a comprehensive example for programmers of how to run the PCI-431. While it will not do all conceivable applications, its rich function library covers many common operations needed for the PCI-431. The Commander is preprogrammed for a few typical output applications (disk save, FFT display, etc.) and will need modification for other usage. Because of the enormous range of possible output data block usage which the Commander cannot support, many users may prefer the Hyperception RIDE system.

The AFB system operates as a simple procedural language like a batch file or macro with the very important exception that AFB's are not a slow interpreter. The system is very similar to that used on DATEL's ISA-bus PC-430 board and offers an easy upgrade path from the PC-430.

AFB Code Modules

The following typical functions are included in the AFB system. This list changes from time to time so please consult the User Manual supplied with the board. Do not use the list shown here as official documentation. Combinations of these functions will perform many common DSP operations without requiring you to learn traditional DSP programming. Each function requires several parameters which are listed in the AFB source file immediately after the AFB function name. Some functions combine the operations of others for programming convenience.

If applications require other operations not listed here, the full source code to all these functions is available in the source library, model PCI-431WINS. DSP programmers may modify these functions or add your own. Either case requires reMAKEing the system using the TI "C" compiler. The full description and calling syntax of these functions is listed in the User's Manual and source files.

Please note that the AFB is entirely software-defined. Users may change AFB operation to any extent by suitable DSP programming.

AFB Function Listing

Buffer Allocation AFB's

The PCI-431 AFB system uses a set of memory buffers numbered starting at zero. The AFB source command list allocates these buffers before any operation on them. In addition, controls are provided to move data, automatically swap buffer pairs, and to sequence data streams larger than the buffers without losing samples.

Function Name	Description
DEFSBUF	Define a single buffer in memory.
DEFDBUF	Define a double buffer in memory.
	swapped buffer pairs.
DEFNBUF	Define multiple contiguous buffers
	in memory. The buffers may be singles or double swapped pairs
IBUF_READY	Wait until input buffer is full (buffer
	polling control).
IBUF_RELEASE	Indicate that the input buffer has been read.
SET_IBUF	Select the input buffer pair to
	receive A/D FIFO data



SWITCH_BUFFERS	Swaps buffer pointer in double
	buffer pairs.
UNRAVX	Sort multiplexed buffer into several
	discrete buffers.

Buffer Transfer AFB's

Function Name	Description
UPLOAD_DATA BUFXFER	Request upload of data from host. General purpose buffer copy command
DATAXFER	Transfer data from source to destination with automatic data
HOST_XFER	unpacking and window overlap. Transfer data from buffer to BiFIFO (DSP to PCI Host)
MEMDUMP	Dump memory contents to buffer.

Data Acquisition AFB's and Miscellaneous Controls

TWIDDLE	Generate twiddle factors for
WINDBLH	Select windowing option.
	Blackman-Harris,
WINDHAM	Hamming window
WINDHAN	Hanning window

Digital Filtering and Circular Buffer AFB's

Function Name	Description
CIRBUF	Allocate ring buffer, maintain circular buffer, detect external trigger, collect post trigger count and stop.
NCIRBUF	Normalize buffer data collected by CIRBUF
CIRFIR	IIR filter on circular buffer.

Data Math Processing AFB's

Function Name	Description	Function Name	Description
ADXFER_MODE	Enable FIFO interrupts to DSP, select A/D FIFO data	FAST_HIST	Count the nu
RST_FIFO RST_COMMREG	Reset (erase) the A/D FIFO. Reset the Command Register.	MATADD	2-D signed n floats.
WR_COMMREG	Write the local Command Register.	MATDIV	In-place buff
CHAN_MODE	Specify the channel information (sample count, channel address,	MATMUL	2-D signed n using TI float
	etc.)	PAUSE	Halt AFB pro
AD_CHANNEL	Set the channel address code.		host can acc
ADCLK_SRC	Select internal or external clock.	CALL_CONST	Fill a buffer v
ADCLK_RATE ADCLK_CNT	Set the internal A/D start clock rate. Set the A/D clock counter	CHECK_ERROR	Send error s
TRIGGER	Select trigger source and Internal	AFB Source File Example	
ADCLK	Select A/D clock source and Internal A/D Clock Rate	The AFB source file fo internal PCI-431 library	rmat uses symbol y functions. The
OUTPUT_DAC	Update the data on the PC-431 D/A channel.	written in free form wit indentation, skipped lir	h the user's choi nes, upper and lo
CALAD	Calibrate the A/D converter.	Comments after the fu	nction name deli

Data Format Conversion AFB's

Function Name	Description
FLOAT2INT	Convert from TI or IEEE 754 float format to 32-bit integer.
INT2FLOAT	Convert from integer to 32-bit TI or IEEE 754 float.
FLOATXFER	Sign-extend, convert to TI float and block transfer.
IEEE_DSP	Convert from IEEE to TI float.

Data Windowing and FFT Analysis AFB's

Function Nome

Function Name	Description
CALL_CONST	Fill a buffer with a 32-bit integer constant.
GEN_WAVE	Generate a cosine or sine wave array for FFT's.
DBFFT	Perform log magnitude conversion.
DCT	Discrete Cosine Transform.
FFT	Real in-place or Complex in-place FFT.
MAGFFT	Calculate the magnitude of real FFT

Description

Count the number of times each A/D code appears in a buffer. 2-D signed matrix addition using TI loats. n-place buffer divide by a constant. 2-D signed matrix multiplication using TI floats. Halt AFB processing temporarily so nost can access DPR. Fill a buffer with a constant. Send error status to host.

uses symbolic names for the ctions. The "C"-like file may be e user's choice of loop nesting upper and lower case, etc. Comments after the function name delimiter are ignored. After the user writes the AFB source file, the PARSE file converter in the Commander generates a binary output token file which is subsequently downloaded through the Commander to the DSP for execution.

// This is an example of an AFB collecting continuous A/D samples and performing a concurrent 4K FFT. // File name: FFT_AFB.TXT

RST_COMMREG,		// reset the // Define a	Command Register
	521 5501,	0x0L,	// buffer numbers 0 and 1
		0x1000L,	// buffer size = 4096
			dwords
		0x1000L,	// buffer alignment (for
			DSP addressing)
		0,	// Buffer type. 0 = global
			DSP mem $1 = 10$ cal mem, $2 = 0$

DATEL

// source buffer

DEFSBUF,	// Define a 0x2L, 0x800L, 0x800L, 0	single buffer	0, 3, 0x1 0,
DEFDBUF,	0, 0x3L, 0x1000L, 0x1000L,		0x0 RST_ WIND
DEFSBUF,	0,		0x3
	0x5L, 0x1000L, 0x1000L,		0x3 0x5
GEN_WAVE,	0, 0,	// wave type (0 - cosine,	0x1 0x0
TWIDDLE,	0x5L, 0x1000L,	1 - sine) //cos (2.0 * PI * i / period) // period, must be 4096 // generate FFT twiddle factors	0x1 FFT, 0x3 0x1 0xC
	0, 0x2L,	<pre>// twiddle type: (0 - real FFT, 1 - complex FFT) // buff[i] = sin(PI*i/length) length of buff, // buff[i+(length/2)] =</pre>	0x2 MAGF 0x3
ADCLK,		cos(PI*i/length) // set clock source and	0x1 DBFF
0,		sample rate // source : 0 - internal , 1 - external	0x3 0x8
1000000, TRIG_SRC,		// rate in Hz	DATA
0, RST_FIFO, ADXFER_MODE,		// User internal trigger // Clear A/D FIFO	0x6
0x4L, SET_IBUF,		// Declare A/D input buffer pair	0x3 0x3 0x8
0x0L, CHAN_MODE, 0,		// mode 0 - single,	0x0 HOST 0x3
0L, 0x1000L, TRIGGER.		// channel code // samples per trigger	0x8 0.
1, WR_COMMREG, 0x04.		// DSP trigger rate in Hz // Start A/D sampling // 4 = single channel	SWIT
BEGIN, FOREVER,		// Start of loop // Continue looping until the DSP is reset	END, END,
IBUF_READY,		// Wait until A/D data is ready	
0x0L, DATAXFER,			

0,

// mode - 0 = image copy, 3 - int2float

000L, _RELEASE,)L, FIFO, BLH, 3L, 3L, δL, 000L, L. 000L, BL, 000L, CL, 2L, FFT, BL, 000L, ·Τ, 3L, 00L. XFER, . 100 , Γ_XFER, L, 00L,

CH_BUFFERS,

// destination buffer // buffer size // window size // Free the buffer // A/D FIFO // Use a Blackman-Harris window // buffer number of input data // buffer number of output data // cosine table buffer number // signal length // window start offset // window length. // source buffer // # of data points // log2 of (number of data points) // twiddle_r buffer number // Magnitude of Real FFT. // buffer number to be converted // length of or size of FFT. // Do log magnitude conversion // Copy buffer with window overlap and data unpacking // mode 6 = float2int , image copy // source buffer // destination buffer // buffer size // slide window size // Copy buffer to PCI bus // buffer number 3 is sent to the host (PC) // the amount of data sent is 0x800. // 0 - DSP DMA transfer,

1 - DSP RPTB transfer // Swap input and output double buffer pointers // End of BEGIN loop // End of AFB command list





*The DSP library was previously downloaded or resident in NVRAM.

Figure 6. AFB Command Script Processing

Phased-array Simultaneous Sampling

The PCI-431's parallel-sampling multichannel architecture is ideal for phased sensor arrays. The PCI-431 will acquire multiple high-speed A/D input signals at exactly the same time, matched within nanoseconds. Applications such as sonar, radar, interferometry, acoustic echo characterization, shock mapping, and imaging often require sensors with matched phase response. Such coherent fields enable the PCI-431 to determine range and bearing to a target in addition to traditional FFT identification signatures. Doing this kind of analysis in real time was impossible only a few years ago without a very large computer. The PCI-431 does it all on a single board.



Figure 7. Phased Array Sampling







Figure 9. Timing Diagram - Four Simultaneous Processes

This timing diagram shows the PCI-431 as the central controller of a high performance disk storage system. The timing is not to scale. First, we will assume that all program loading, all memory allocations, and all setup operations before A/D sampling were previously done and are not shown here. To be complete, we'd also need necessary handshake flags to guard against buffer overflow or incorrect buffer switching. The arrows connecting from one process to another indicate *causality and connectivity*. That is, the end of one process starts another and is dependent on previous data being ready on time.

A/D data is collected in the usual way to the on-board A/D FIFO memory, triggered by the FIFO half full ("HF") signal. This FIFO data is periodically moved into DSP memory where the data is immediately processed through a Discrete Cosine Transform (DCT). The DCT is a standard library function in DATEL's AFB system and on Hyperception RIDE. The DCT compresses the data into a smaller output array. *Note that the original input data is now discarded*. (It will be recovered later after disk playback using an inverse DCT).

After DCT, the compressed data transfers through the BiFIFO out to host system PCI memory. The PCI-431 acts as a PCI DMA bus master to make this transfer. A concurrent host program running simultaneously steers these output arrays alternately into two upper and lower buffers A and B by repeatedly reloading the DMA controller with two swapped addresses. The data then writes to two separate hard disk drives. Notice that either drive by itself would take too long to collect all the data, therefore two drives are needed. Also in this example, if the data were not compressed by the DCT, it would be too big to write to the disks in the time required. This concept is variously called double buffering or swapped buffers and may be extended to several disk drives in a "round robin" system. This is especially important with small disk systems because disks are much slower than most A/D boards.

An interesting feature of modern small computer disk systems is that the disk controller will continue to attempt to write data onto the disk surface *after the Operating System has filled the on-board memory buffer and the BIOS call has returned.* Thus the OS is free to go on to other tasks. We take advantage of this feature by overlapping both the disk writes. In fact, time T1 shows an extraordinary amount of concurrency and automation with fully <u>four</u> processes running in parallel. The A/D continues sampling "forever", the DCT is processing, the PCI controller *automatically* DMA-transfers out to host memory while buffer A is written to disk. At time T2, the A/D, DCT and *both* disk drives are running simultaneously.

Conclusion

DATEL makes the entire architecture of the PCI-431 open so you can have the highest level of control and performance. The PCI-431's flexibility is limited only by your imagination. With many years serving a large variety of A/D-DSP applications, DATEL would like to discuss your ideas.



ORDERING INFORMATION



Each board is power-cycle burned in, tested and calibrated. The warranty is one year from shipment. All models include a comprehensive User's Manual.

In accordance with DATEL's policy of product improvement, prices and specifications are subject to change without notice.

Pentium is an Intel trademark Windows and MS-DOS are Microsoft trademarks Hypersignal is a Hyperception trademark LabVIEW is a National Instruments trademark

rev. B 1/00