

GENERAL DESCRIPTION


EM73P982 is an advanced single chip CMOS 4-bit one-time programming (OTP) micro-controller. It contains 16K-byte ROM, 372-nibble RAM, 4-bit ALU, 13-level subroutine nesting, 22-stage time base, two 12-bit timer/ counters for the kernal function. EM73P982 also contains 5 interrupt sources, 3 I/O ports (including 1 input port and 2 bidirection ports), LCD display (40x8), built-in sound generator and speech synthesizer. Except low-power consumption and high speed, EM73P982 also have a sleep mode for power saving function. EM73P982 is suitable for appliaction in many fields, for example : family appliance, consumer products, hand held games and the toy controller ... etc.

FEATURES

| • Operation voltage | : 2.4V to 5.5V. |
|---|---|
| Clock source | : Single clock system for both RC and Crystal are available by mask option. |
| | External clock and internal clock are available by mask option. |
| Oscillation frequency | : 480K, 1M, 2M and 4M Hz are available by mask option. |
| Instruction set | : 109 powerful instructions. |
| Instruction cycle time | : Up to 2us for 4 MHz. |
| • ROM capacity | : 16384 X 8 bits. |
| • RAM capacity | : 372 X 4 bits. |
| Input port | : 1 port (P0.0-P0.3) and sleep/hold releasing function are available by mask option. |
| | (each input pin is pull-up and pull-down resistor available by mask option). |
| Bidirection port | : 2 ports (P4, P8). P4.0 and SOUND is available by mask option. P8(03) and sleep/ |
| * | hold releasing function are available by mask option. |
| • 12-bit timer/counter | : Two 12-bit timer/counters are programmable for timer, event counter and pulse width |
| | measurement. |
| • Built-in time base con | unter : 22 stages. |
| Subroutine nesting | : Up to 13 levels. |
| • Interrupt | : External 1 input interrupt sources. |
| • | Internal 2 Timer overflow interrupts. |
| | 1 Time base interrupt. |
| | 1 Speech ending interrupt. |
| • LCD driver | : 40 X 8 dots, 1/8 duty, LCD bias is 1/4 and modified 1/4 available by mask option, LCD |
| | bias resistor is 20K X 5 and 10K X 5 available by mask option. |
| Sound effect | : Tone generator, random generator and volume control. |
| Speech synthesizer | : Speech data ROM 24K bytes. |
| - | Sample rate 4K, 5K, 8K, 10K, 12K, 15K, 20K programmable. |
| Power saving function | n : Sleep mode and Hold mode. |
| • Package type : | EM73P982H Chip form 69 pins. |



FUNCTION BLOCK DIAGRAM



PIN DESCRIPTIONS

| U U | Pin-type | Function |
|------------------|-------------|---|
| V _{DD} | | Power supply (+) |
| V _{ss} | | Power supply (-) |
| RESET | RESET-A | System reset input signal, low active |
| | | mask option : none |
| | | pull-up |
| XIN/CLK | OSC-A/OSC-C | Crystal/RC or external clock source connecting pin |
| XOUT/NC | OSC-A/OSC-C | Crystal connecting pin |
| P0.(03)/WAKEUP03 | INPUT-B | 4-bit input port with Sleep/Hold releasing function |
| | | P0.0/ACLK : address counter clock for programming OTP |
| | | P0.1/PGMB : program data to OTP cells for programming OTP |
| | | P0.2/OEB : data output enable for programming OTP |
| | | P0.3/DCLK : data in/out clock signal for programming OTP |
| | | mask option : wakeup enable, pull-up |
| | | wakeup enable, none |
| | | wakeup disable, pull-up |
| | | wakeup disable, pull-down |
| | | wakeup disable, none |



| Symbol | Pin-type | Function |
|--------------------|----------|---|
| P4.0/SOUND | I/O-O | 1-bit bidirection I/O port or inverse sound effect output |
| | | mask option : SOUND enable, push-pull, high current PMOS |
| | | SOUND disable, open-drain |
| | | SOUND disable, push-pull, high current PMOS |
| | | SOUND disable, push-pull, low current PMOS |
| P4(13) | I/O-N | 3-bit bidirection I/O port with high current source. |
| | | mask option : open-drain |
| | | push-pull, high current PMOS |
| | | push-pull, low current PMOS |
| P8.0/WAKEUPA | I/O-L | 2-bit bidirection I/O port with external interrupt sources input only for |
| P8.2(INT0)/WAKEUPC | | P8.2 and Sleep/Hold releasing function |
| | | P8.0/DIN : Data input for programming OTP |
| | | mask option : wakeup enable, push-pull |
| | | wakeup disable, push-pull |
| | | wakeup disable, open-drain |
| P8.1(TRGB)/WAKEUPB | I/O-L | 2-bit bidirection I/O port with time/counter A,B external input and Sleep |
| P8.3(TRGA)/WAKEUPD | | /Hold releasing function |
| | | P8.1/DOUT : Data output for programming OTP |
| | | mask option : wakeup enable, push-pull |
| | | wakeup disable, push-pull |
| | | wakeup disable, open-drain |
| VO | | Built-in Speech synthesizer analog signal output |
| SOUND | | Built-in sound effect output |
| COM0~COM7 | | LCD common output pins |
| SEG0~SEG39 | | LCD segment output pins |
| TEST | | Test pin must be floating |
| VPP | | High voltage (12V) power source for programming OTP |



FUNCTION DESCRIPTIONS

ACCUMULATOR

Accumulator is a 4-bit data register for temporary data. For the arithematic, logic and comparative opertion ..., ACC plays a role which holds the source data and result.

FLAGS

There are three kinds of flag, CF (Carry flag), ZF (Zero flag), SF (Status flag), these 3 1-bit flags are affected by the arithematic, logic and comparative operation.

All flags will be put into stack when an interrupt subroutine is served, and the flags will be restored after RTI instruction executed.

(1) Carry Flag (CF)

The carry flag is affected by following operation:

- a. Addition : CF as a carry out indicator, when the addition operation has a carry-out, CF will be "1", in another word, if the operation has no carry-out, CF will be "0".
- b. Subtraction : CF as a borrow-in indicator, when the subtraction operation must has a borrow, in the CF will be "0", in another word, if no borrow-in, CF will be "1".
- c. Comparision: CF is as a borrow-in indicator for Comparision operation as the same as subtraction operation.
- d. Rotation: CF shifts into the empty bit of accumulator for the rotation and holds the shift out data after rotation.
- e. CF test instruction : For TFCFC instruction, the content of CF sends into SF then clear itself "0". For TTSFC instruction, the content of CF sends into SF then set itself "1".
- (2) Zero Flag (ZF)

ZF is affected by the result of ALU, if the ALU operation generate a "0" result, the ZF will be "1", otherwise, the ZF will be "0".

(3) Status Flag (SF)

The SF is affected by instruction operation and system status.

- a. SF is initiated to "1" for reset condition.
- b. Branch instruction is decided by SF, when SF=1, branch condition will be satisified, otherwise, branch condition will not be satisified by SF = 0.



PROGRAM EXAMPLE:

Check following arithematic operation for CF, ZF, SF


| | CF | ZF | SF |
|------------|----|----|----|
| LDIA #00h; | - | 1 | 1 |
| LDIA #03h; | - | 0 | 1 |
| ADDA #05h; | - | 0 | 1 |
| ADDA #0Dh; | - | 0 | 0 |
| ADDA #0Eh; | - | 0 | 0 |

ALU

The arithematic operation of 4 - bit data is performed in ALU unit. There are 2 flags can be affected by the result of ALU operation, ZF and SF. The operation of ALU can be affected by CF only.

ALU STRUCTURE

ALU supported user arithematic operation function, including : addition, subtraction and rotaion.



ALU FUNCTION

For instruction ADDAM, ADCAM, ADDM #k, ADD #k,y ALU supports addition function. The addition operation can affect CF and ZF. For addition operation, if the result is "0", ZF will be "1", otherwise, not equal "0", ZF will be "0". When the addition operation has a carry-out, CF will be "1", otherwise, CF will be "0".

EXAMPLE:

| Operation | Carry | Zero |
|-----------|-------|------|
| 3+4=7 | 0 | 0 |
| 7+F=6 | 1 | 0 |
| 0+0=0 | 0 | 1 |
| 8+8=0 | 1 | 1 |

⁽¹⁾ Addition:



(2) Subtraction:


For instruction SUBM #k, SUBA #k, SBCAM, DECM... ALU supports user subtraction function. The subtraction operation can affect CF and ZF, For subtraction operation, if the result is negative, CF will be "0", it means a borrow out, otherwise, if the result is positive, CF will be "1". For ZF, if the result of subtraction operation is "0", the ZF will be "1", otherwise, ZF will be "1".

EXAMPLE:


| Operation | Carry | Zero |
|---------------|-------|------|
| 8-4=4 | 1 | 0 |
| 7-F= -8(1000) | 0 | 0 |
| 9-9=0 | 1 | 1 |

(3) Rotation:

There are two kinds of rotation operation, one is rotation left, the other is rotation right. RLCA instruction rotates Acc value to left, shift the CF value into the LSB bit of Acc and the shift out data will be hold in CF.



RRCA instruction operation rotates Acc value to right, shift the CF value into the MSB bit of Acc and the shift out data will be hold in CF.




PROGRAM EXAMPLE: To rotate Acc right and shift a "1" into the MSB bit of Acc.

TTCFS; CF \leftarrow 1 RRCA; rotate Acc right and shift CF=1 into MSB.

HL REGISTER

HL register are two 4-bit registers, they are used as a pair of pointer for the address of RAM memory and also 2 independent temporary 4-bit data registers. For some instruction, L register can be a pointer to indicate the pin number (Port4).

HL REGISTER STRUCTURE





HL REGISTER FUNCTION

(1) For instruction : LDL #k, LDH #k, THA, THL, INCL, DECL, EXAL, EXAH, HL register used as a temporary register.

PROGRAM EXAMPLE: Load immediate data "5h" into L register, "Dh" into H register. LDL #05h; LDH #0Dh;

(2) For instruction LDAM, STAM, STAMI ..., HL register used as a pointer for the address of RAM memory.

PROGRAM EXAMPLE: Store immediate data #Ah into RAM of address 35h. LDL #5h; LDH #3h; STDMI #0Ah; RAM[35] ← Ah, LR←6

(3) For instruction : SELP, CLPL, TFPL, L regieter be a pointer to indicate the bit of I/O port.

When LR = 0 indicate P4.0

PROGRAM EXAMPLE: To set bit 0 of Port4 to "1" LDL #00h; SEPL ; P4.0 \leftarrow 1

STACK POINTER (SP)

Stack pointer is a 4-bit register which stores the present stack level number. Before using stack, user must set the SP value first, CPU will not initiate the SP value after reset condition. When a new subroutine is accepted, the SP will be decreased one automatically, in another word, if returning from a subroutine, the SP will be increased one. The data transfer between ACC and SP is by instruction of "LDASP" and "STASP" at RAM bank0.

DATA POINTER (DP)

Data pointer is a 12-bit register which stores the address of ROM can indicate the ROM code data specified by user (refer to data ROM).



PROGRAM ROM (16K X 8 bits) for EM73P982

16 K x 8 bits program ROM contains user's program and some fixed data.

The basic structure of program ROM can be divided into 6 parts.

- 1. Address 0000h: Reset start address.
- 2. Address 0002h 000Ch : 5 kinds of interrupt service routine entry addresses.
- 3. Address 000Eh-0086h : SCALL subroutine entry address, only available at 000Eh,0016h,001Eh,0026h, 002Eh, 0036h, 003Eh, 0046h, 004Eh, 0056h, 005Eh, 0066h, 006Eh, 0076h, 007Eh, 0086h.
- 4. Address 0000h 07FFh : LCALL subroutine entry address.
- 5. Address 0000h 1FFFh : Except used as above function, the other region can be used as user's program region.
- 6. Address 1000h 1FFFh (bank 1, 2, 3) : Only these area could be used as program ROM Data area which used by LDAX, LDAXI instruction.

| address | <u> </u> | ank 0 : | | |
|---------|------------|---|--------------|---|
| 0000h | | eset start address | \mathbf{N} | |
| 0002h | IN | T0; interrupt service routine entry address | | |
| 0004h | | eserved | | |
| 0006h | TI | RGA | | |
| 0008h | TI TI | RGB | | |
| 000Ah | <u>T</u> I | <u>3I .</u> |) | Subroutine call entry address designated by [LCALL a] |
| 000Ch | SF | PI | 1 | instruction |
| 000Eh | l sc | CALL, subroutine call entry address | | |
| 0086h | | ALL, subroutine can entry address | | |
| ÷ | | | | |
| • | | | | |
| 07FFh | | | / | |
| 0800h | | | | |
| | | | | |
| 0FFFh | | | | |
| | | | | 、 |
| 1000h | | | | |
| | | | | ן ן |
| | | Bank 1 | | Data table for |
| | | | | [LDAX],[LDAXI] |
| 1FFFh | | D. 1.4 | J | instruction |
| | | Bank 2 | | |
| | | Bank 3 | | |



User's program and fixed data are stored in the program ROM. User's program is according the PC value to send next executed instruction code.

The 16Kx8 bits program ROM can be divided into 4 banks. There are 4Kx8 bits each bank.

The bank of the program ROM is selected by P3(1..0). The program counter is a 13-bit binary counter. The PC and P3 are initialized to "0" during reset.

When P3(1..0)=00B, the bank0 and bank1 of program ROM will be selected. P3(1..0)=01B, the bank0 and bank2 will be selected. P3(1..0)=10B, the bank0 and bank3 will be selected.

| Address | P3=xx00B | P3=xx01B | P3=xx10b |
|--------------------------|----------|----------|----------|
| 0000h : : 0FFFh | Bank0 | Bank0 | Bank0 |
| 1000h : : 1FFFh | Bank1 | Bank2 | Bank3 |

PROGRAM EXAMPLE:

| | BANK | 0 | |
|--------|-----------|-------|----------------------------|
| START: | : | | |
| | : | | |
| | | 10011 | |
| | LDIA | #00H | ; set program ROM to bank1 |
| | OUTA B | XA1 | |
| | D | AAI | |
| XA: | • | | |
| | • | | |
| | LDIA | #01H | ; set program ROM to bank2 |
| | OUTA | | ,, I |
| | В | XB1 | |
| | : | | |
| XB: | : | | |
| | : | | |
| | LDIA | #02H | ; set program ROM to bank3 |
| | OUTA | | |
| | В | XC1 | |
| VO | : | | |
| XC : | : | | |
| | В | XD | |
| XD : | | AD | |
| AD. | • | | |
| | : | | |
| ; | | | |
| | BA | NK | 1 |
| XA1 : | : | | |
| | : | | |
| | В | XA | |
| XAO | : | | |
| XA2 : | : | | |

* This specification are subject to be changed without notice.

- -



| | B : | XA2 |
|-------|--------|------|
| , | BANK | 2 |
| XB1: | : | |
| | : | |
| | В | XB |
| VD2. | : | |
| XB2 : | : B | XB2 |
| | | ADZ |
| : | | |
| , | BANK | 3 |
| XC1 : | : | |
| | : | |
| | В | XC |
| | : | |
| XC2 : | : | N/CO |
| | В | XC2 |

Fixed data can be read out by table-look-up instruction. Table-look-up instruction is depended on the Data Pointer (DP) to indicate the ROM address, then to get the ROM code data :

| LDAX | $Acc \leftarrow ROM[DP]_{L}$ |
|-------|------------------------------------|
| LDAXI | $Acc \leftarrow ROM[DP]_{H}, DP+1$ |

DP is a 12-bit data register which can store the program ROM address to be the pointer for the ROM code data. First, user load ROM address into DP by instruction "STADPL, STADPM, STADPH", then user can get the lower nibble of ROM code data by instruction "LDAX" and higher nibble by instruction "LDAXI". To access DP (LDADPL, LDADPM, LDADPH, STADPL, STADPM, STADPH), user must switch RAM at BANK0.


PROGRAM EXAMPLE: Read out the ROM code of address 1777h by table-look-up instruction.

| LDIA #07h; STADPL STADPM STADPH | ; $[DP]_L \leftarrow 07h$; $[DP]_M \leftarrow 07h$; $[DP]_H \leftarrow 07h$, Load DP=777h |
|--|--|
| LDL #00h | : |
| LDH #03h | • |
| OUT #00H,P3 | • |
| LDAX | ; ACC \leftarrow 6h |
| STAMI | ; RAM[30] \leftarrow 6h |
| LDAXI | ; ACC \leftarrow 5h |
| STAM | ; RAM[31] \leftarrow 5h |
| ; ORG 1777h | |
| DATA 56h | ; |

DATA RAM (372-nibble)

There is total 372 - nibble data RAM from address 000 to 17Fh Data RAM includes 3 parts: zero page region, stacks and data area.





ZERO- PAGE:

From 000h to 00Fh is the location of zero-page. It is used as the pointer in zero -page addressing mode for the instruction of "STD #k,y; ADD #k,y; CLR y,b; CMP k,y".

PROGRAM EXAMPLE: To wirte immediate data "07h" to address "003h" of RAM and to clear bit 2 of RAM. STD #07h, 03h ; RAM[03] ← 07h CLR 0Eh,2 ; RAM[0Eh]₂ ← 0

STACK:

There are 13 - level (maximum) stack for user using for subroutine (including interrupt and CALL). User can assign any level to be the starting stack by giving the level number to stack pointer (SP). When user using any instruction of CALL or subroutine, before entry the subroutine, the previous PC address will be saved into stack until return from those subroutines, the PC value will be restored by the data saved in stack.

DATA AREA:

Except the special area used by user, the whole RAM can be used as data area for storing and loading general data.

ADDRESSING MODE


The 372 nibble data memory consists two banks (bank 0 and bank 1). There are 244x4 bits (address 000h~0F3h) on bank 0 and 128x4 bits (address 100h~17Fh) on bank 1.



There are three addressing modes in the data memory :

(1) Indirect addressing mode:

The bank is selected by P9.3. When P9.3 is cleared to "0", the bank 0 is selected. When P9.3 is set to "1", the bank 1 is selected. The address in the bank are specified by the HL registers.




PROGRAM EXAMPLE: Load the data of RAM address "143h" to RAM address "023h".

SEP P9,3 ; P9.3 \leftarrow LDL #3h ; LR \leftarrow LDH #4h ; HR \leftarrow LDAM ; Acc \leftarrow RAM[134h] CLP P9,3 ; P9.3 \leftarrow LDL #2h ; LR \leftarrow LDH #3h ; HR \leftarrow STAM ; RAM[023h] \leftarrow Acc

(2) Direct addressing mode:

The bank is selected by P9.3. When P9.3 is cleared to "0", the bank 0 is selected.

When P9.3 is set to "1", the bank 1 is selected. The address in the bank are directly specified by 8 bits of the second byte in the instruction field.




PROGRAM EXAMPLE: Load the data of RAM address "143h" to RAM address "023h".

SEP P9,3 ; P9.3 \leftarrow 1 LDA 43h ; Acc \leftarrow RAM[134h] CLP P9,3 ; P9.3 \leftarrow 0 STA 23h ; RAM[023h] \leftarrow Acc

(3) Zero-page addressing mode:

The zero-page is the bank 0 (address 000h~00Fh). The address are the lower 4 bits of the second byte in the instruction field.



PROGRAM EXAMPLE: Write immediate "0Fh" to RAM address "005h". STD #0Fh, 05h ; RAM[05h]← 0Fh



PROGRAM COUNTER

Program counter (PC) is composed by a 13-bit counter, which indicates the next executed address for the instruction of program ROM.

For a 8K - byte size ROM, PC can indicate address form 0000h - 1FFFh, for BRANCH and CALL instructions, PC is changed by instruction indicating.

(1) Branch instruction:

SBR a

Object code: 00aa aaaa

Condition: SF=1; PC \leftarrow PC _{12-6a} (branch condition satisified)

| Hold o | riginal P | C value- | +1 a | a | a | a | a | a |
|--------|-----------|----------|------|---|---|---|---|---|
|--------|-----------|----------|------|---|---|---|---|---|

SF=0; PC \leftarrow PC +1 (branch condition not satisified)

| | | | | | | | 1 | 1 | 1 |
|----|----|------|--------|------|-------|------------|---|---|---|
| PC | Or | ioin | al P | C va | lue - | + 1 | | | |
| 10 | 01 | 5 | 41 I V | p ru | rue | ' 1 | | | |

LBR a

Object code: 1100 aaaa aaaa aaaa

Condition: SF=1; PC \leftarrow PC _{12 a} (branch condition satisified)

SF=0; PC \leftarrow PC +2 (branch condition not satisified)

PC Original PC value + 2


SLBR a

Object code: 0101 0101 1100 aaaa aaaa aaaa (a:1000h~1FFFh)

0101 0111 1100 aaaa aaaa aaaa (a:0000h~0FFFh) Condition: SF=1; PC \leftarrow a (branch condition satisified)

PC a a a a a a a a a a a a a a


SF=0 ; PC \leftarrow PC + 3 (branch condition not satisified)



(2) Subroutine instruction:

SCALL a


Object code: 1110 nnnn Condition : PC \leftarrow a ; a=8n+6 ; n=1..Fh ; a=86h, n=0



LCALL a

Object code: 0100 0aaa aaaa aaaa Condition: PC \leftarrow a





RET

Object code: 0100 1111 Condition: $PC \leftarrow STACK[SP]; SP + 1$

PC The return address stored in stack

RT I

Object code: 0100 1101 Condition : FLAG. PC \leftarrow STACK[SP]; EI \leftarrow 1; SP + 1

| | | 1 1 | | 1 1 | | | | |
|----|-----|---------|---------|--------|--------|-------|-----|--|
| DC | T1. | | | | | | ~1- | |
| PU | 11 | ie retu | rn addi | ess su | rea ir | i sta | СК | |
| | | | | | | 1 | | |

(3) Interrupt acceptance operation:

When an interrupt is accepted, the original PC is pushed into stack and interrupt vector will be loaded into PC, The interrupt vectors are as following:

INT0 (External interrupt from P8.2)

| PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|----|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | | | | | | | | | | |

TRGA (Timer A overflow interrupt)

| PC 0 0 0 0 0 | 0 0 0 0 | 0 1 1 | 0 |
|--------------|---------|-------|---|
|--------------|---------|-------|---|


TRGB (Time B overflow interrupt)

| PC 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
|------------------------------------|
|------------------------------------|


TBI (Time base interrupt)

| PC 0 0 0 0 0 0 0 0 0 1 0 1 0 |
|------------------------------|
|------------------------------|

SPI (Speech ending interrupt)



(4) **Reset operation:**



(5) Other operations:

For 1-byte instruction execution: PC + 1For 2-byte instruction execution: PC + 2For 3-byte instruction execution: PC + 3




CLOCK AND TIMING GENERATOR

The clock generator is supported by a single clock system, the clock source comes from crystal (resonator) or RC oscillation is decided by mask option, the working frequency range is 480 K Hz to 4 MHz.

CLOCK AND TIMING GENERATOR STRUCTURE

The clock generator connects outside components (crystal or resonator by XIN and XOUT pin for crystal osc. type, Resistor and capacitor by CLK pin for RC osc type, these two type is decided by mask option). The clock generator generates a basic system clock "fc".

When CPU sleeping, the clock generator will be stoped until the sleep condition released. The system clock control generates 4 basic phase signals (S1, S2, S3, S4) and system clock.




CLOCK AND TIMING GENERATOR FUNCTION

The frequency of fc is the oscillation frequency for XIN, XOUT by crystal (resonator) or for CLK by RC osc. When CPU sleeps, the XOUT pin will be in "high" state. When user choose RC osc, XOUT pin is no used. The instruction cycle equal 8 basic clock fc.

1 instructure cycle = 8 / fc

TIMING GENERATOR AND TIME BASE

The timing generator produces the system clock from basic clock pulse. 1 instruction cycle = 8 basic clock pulses There are 22 stages time base.



When working in the single clock mode, the timebase clock source is come from fc.

Time base provides basic frequency for following function:

- 1. TBI (time base interrupt).
- 2. Timer/counter, internal clock source.
- 3. Warm-up time for sleep mode releasing.



TIME BASE INTERRUPT (TBI)

The time base can be used to generate a fixed frequency interrupt. There are 8 kinds of frequencies can be selected by setting "P25"

Single clock mode

P25 3 2 1 0

(initial value 0000)

0 0 x x: Interrupt disable

0 1 0 0: Interrupt frequency XIN / $2^{10}\,\text{Hz}$

0 1 0 1: Interrupt frequency XIN / 2^{11} Hz

0 1 1 0: Interrupt frequency XIN / 2^{12} Hz

0 1 1 1: Interrupt frequency XIN / 2^{13} Hz

1 1 0 0: Interrupt frequency XIN / 2⁹ Hz

1 1 0 1: Interrupt frequency XIN / 2⁸ Hz

- 1 1 1 0: Interrupt frequency XIN / 2¹⁵ Hz
- 1 1 1 1: Interrupt frequency XIN / 2^{17} Hz

1 0 x x: Reserved

TIMER / COUNTER (TIMERA, TIMERB)

Timer/counters can support user three special functions:


- 1. Even counter
- 2. Timer.
- 3. Pulse-width measurement.

These three functions can be executed by 2 timer/counter independently.

For timerA, the counter data is saved in timer register TAH, TAM, TAL, which user can set counter initial value and read the counter value by instruction "LDATAH(M,L), STATAH(M,L)" and timer register is TBH, TBM, TBL and W/R instruction "LDATBH (M,L), STATBH (M,L)".

The basic structure of timer/counter is composed by two same structure counter, these two counters can be set initial value and send counter value to timer register, P28 and P29 are the command ports for timerA and timer B, user can choose different operation mode and different internal clock rate by setting these two ports. When timer/counter overflow, it will generate a TRGA(B) interrupt request to interrupt control unit. To access TA, TB, user must switch RAM at bank0.





TIMER/COUNTER CONTROL

P8.1/TRGB, P8.3/TRGA are the external timer inputs for timerB and timerA, they are used in event counter and pulse-width measurement mode.

Timer/counter command port: P28 is the command port for timer/counterA and P29 is for the timer/ counterB.

| Port 28 3 2 1 0 | TIMER/C | COUNTER MODE SELECTION |
|---------------------|----------|------------------------------|
| TMSA IPSA | TMSA (B) | Function description |
| Initial state: 0000 | 0 0 | Stop |
| | 01 | Event counter mode |
| Port 29 3 2 1 0 | 10 | Timer mode |
| TMSB IPSB | 11 | Pulse width measurement mode |
| Initial state: 0000 | | |
| | | |
| | INTERN | AL PULSE-RATE SELECTION |
| | IPSA(B) | Function description |
| | | 10 |

| IPSA(B) | Function description |
|---------|------------------------|
| 00 | XIN/2 ¹⁰ Hz |
| 01 | XIN/2 ¹⁴ Hz |
| 10 | XIN/2 ¹⁸ Hz |
| 11 | XIN/2 ²² Hz |




TIMER/COUNTER FUNCTION

Timer/counterA can be programmable for timer, event counter and pulse width measurement. Each timer/ counter can execute any one of these functions independly.

EVENT COUNTER MODE

For event counter mode, timer/counter increases one at any rising edge of P8.1/TRGB for timerB (P8.3/TRGA for timer A). When timerB (timerA) counts overflow, it will give interrupt control an interrupt request TRGB (TRGA).




PROGRAM EXAMPLE: Enable timerA with P28 LDIA#0100B; OUTA P28; Enable timerA with event counter mode

TIMER MODE

For timer mode, timer/counter increase one at any rising edge of internal pulse. User can choose 4 kinds of internal pulse rate by setting IPSB for timerB (IPSA for timerA).

When timer/counter counts overflow, TRGB (TRGA) will be generated to interrupt control unit.



PROGRAM EXAMPLE: To generate TRGA interrupt request after 60 ms with system clock XlN=4MHz LDIA#0100B;


EXAE; enable mask 2 EICIL 110111B; interrupt latch ←0, enable EI LDIA #06H; STATAL; LDIA #01H; STATAM; LDIA #0FH; STATAH; LDIA #1000B; OUTA P28; enable timerA with internal pulse rate: XIN/2¹⁰ Hz

NOTE: The preset value of timer/counter register is calculated as following procedure. Internal pulse rate: $XIN/2^{10}$; XIN = 4MHzThe time of timer counter count one = $2^{10}/XIN = 1024/4000=0.256ms$ The number of internal pulse to get timer overflow = 60 ms/ 0.256ms = 234.375 = 0EAH The preset value of timer/counter register = 1000H - 0EAH = 0F16H

PULSE WIDTH MEASUREMENT MODE



For the pulse width measurement mode, the counter only incressed by the rising edge of internal pulse rate as external timer/counter input (P8.1/TRGB, P8.3/TRGA), interrupt request will be generated as soon as timer/counter count overflow.




PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode. LDIA #1100b; OUTA P28; Enable timerA with pulse width measurement mode.

INTERRUPT FUNCTION

There are 5 interrupt sources, 1 external interrupt sources, 4 internal interrupt sources. Multiple interrupts are admitted according the priority.

| Туре | Interrupt source | Priority | Interrupt | Interrupt | Program ROM |
|----------|--|----------|-----------|------------------|---------------|
| | | | Latch | Enable condition | entry address |
| External | Externalinterrupt(INT0) | 1 | IL5 | EI=1 | 002h |
| Internal | Reserved | 2 | IL4 | EI=1,MASK3=1 | 004h |
| Internal | TimerA overflow interrupt (TRGA) | 3 | IL3 | EI=1,MASK2=1 | 006h |
| Internal | TimerBoverflow interrupt (TRGB) | 4 | IL2 | EI=1,MASK1=1 | 008h |
| Internal | Time base interrupt(TBI) | 5 | IL1 | | 00Ah |
| Internal | Speech ending interrupt (\overline{SPI}) | 6 | IL0 | EI=1,MASK0=1 | 00Ch |

INTERRUPT STRUCTURE



ILO-IL5 : Interrupt latch. Hold all interrupt requests from all interrupt sources. ILr can not be set by program, but can be reset by program or system reset, so IL only can decide which interrupt source can be accepted.

MASK0-MASK3 : Except $\overline{INT0}$, MASK register can promit or inhibit all interrupt sources.



EI : Enable interrupt Flip-Flop can promit or inhibit all interrupt sources, when interrupt happened, EI is cleared to "0" automatically, after RTI instruction happened, EI will be set to "1" again.

Priority checker: Check interrupt priority when multiple interrupts happened.

INTERRUPT FUNCTION

The procedure of interrupt operation:

- 1. Push PC and all flags to stack.
- 2. Set interrupt entry address into PC.
- 3. Set SF= 1.
- 4. Clear EI to inhibit other interrupts happened.
- 5. Clear the IL for which interrupt source has already be accepted.
- 6. To excute interrupt subroutine from the interrupt entry address.
- 7. CPU accept RTI, restore PC and flags from stack. Set EI to accept other interrupt requests.

PROGRAM EXAMPLE: To enable interrupt of "INT0, TRGA" LDIA #1100B;

EXAE; set mask register "1100B" EICIL 111111B; enable interrupt F.F.

POWER SAVING FUNCTION (Sleep / Hold function)

During sleep and hold condition, CPU holds the system's internal status with a low power consumption, for the sleep mode, the system clock will be stoped in the sleep condition and system need a warm up time for the stability of system clock running after wakeup. In the other way, for the hold mode, the system clock does not stop at all and it does not need a warm-up time any way.

The sleep and hold mode is controlled by Port 16 and released by P0(0..3)/WAKEUP0..3 or P8(0..3)/WAKEUPA..D.

| P16 | 53 | 2 | 1 | 0 | | | | |
|-----|-----|-----|-------------------|-------|---------------|-------|----|-------------------------------|
| | WM | SE | SW | WT | initial value | :0000 | WM | Set wake-up release mode |
| | | | | | - | | 0 | Wake-up in edge release mode |
| _ | | | | | | | 1 | Wake-up in level release mode |
| S | WWT | Set | wake | -up w | arm-up time | | | |
| | 0.0 | 218 | ⁸ /XIN | 1 | - | | SE | Enable sleep/hold |
| | 01 | 214 | ⁴ /XIN | 1 | | | 0 | Reserved |
| | 10 | 210 | ⁵ /XIN | 1 | | | 1 | Enable sleep / hold rnode |
| | 11 | Ho | ld mo | de | | | | * |

Sleep and hold condition:

- 1. Osc stop (sleep only) and CPU internal status held.
- 2. Internal time base clear to "0".
- 3. CPU internal memory, flags, register, I/O held original states.
- 4. Program counter hold the executed address after sleep release.

Release condition:

- 1. Osc start to oscillating (sleep only).
- 2. Warm-up time passing (sleep only).
- 3. According PC to execute the following program.



There is only one kind of sleep/hold release mode.

1. Edge release mode:

Release sleep/hold condition by the falling edge of any one of P0(0..3)/WAKEUP0..3 or P8(0..3)/WAKEUPA..D.

Note : There are 8 independent mask options for wakeup function in EM73P982. So, the wakeup function of PO(0..3)/WAKEUP0..3 and P8(0..3)/WAKEUPA..D are enabled or disabled independently.

LCD DRIVER

It can directly drive the liquid crystal display (LCD) and has 40 segments, 8 commons output pins. There are total 40x8 dots can be display. The VRLC pin is the LCD driver power input, there is the voltage of (Vcc - VRLC) to LCD.

(1) LCD driver control command register:

Port27 3 2 1 0 Initial value: 0h

| LDC | * * | | | | | |
|---------------------|------------------------------------|--|--|--|--|--|
| LCD DISPLAY CONTROL | | | | | | |
| LDC | Function description | | | | | |
| 0 0 | 0 LCD display disable | | | | | |
| 0 1 | Blanking, change COMMON pin output | | | | | |
| 1 0 | Reserved | | | | | |
| 1 1 | LCD display enable | | | | | |
| | | | | | | |

* : Don't care.

P27 is the LDC driver control command register. The initial value is 0000.

When LDC (bit2 and bit3 of P27) is set to "0000", the LCD display is disabled.

When LDC is set to "0010", the LCD is blanking, the COM pins are inactive and the SEG pins continuously output the display data.

The power switch of LCD driver is turned off when the CPU is reseted.

When LDC is set to "0110", the LCD display is enabled, the power switch is turned on and it can not be turned off forever except the CPU is reseted again.

The power switch is also turned off during the sleep operation. Users must enable the LCD display again by self when the CPU is waked up.

(2) LCD display data area:

The LCD display data is stored in the display data area of the data memory (RAM). The display data area begins with address 20H during reset. The LCD display data area is as below:

| | 0 | | | | | | | | 0 | | | | | | | |
|------------|--------------|------------------|-------------------------------------|--------------|----------------------|-----------------------|--------------|----------------------|----------------------|---------------|--------|---|---|---|---|--------------------------------------|
| RAM | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | С | D | Е | F |
| 20H | | | | С | 0 | Μ | 0 | | | | | | | | | |
| 30H | | | | С | 0 | М | 1 | | | | | | | | | |
| 40H | | | | С | 0 | Μ | 2 | | | | | | | | | |
| 50H | | | | С | 0 | Μ | 3 | | | | | | | | | |
| 60H | | | | С | 0 | Μ | 4 | | | | | | | | | |
| 70H | | | | С | 0 | М | 5 | | | | | | | | | |
| 80H | | | | С | 0 | Μ | 6 | | | | | | | | | |
| 90H | | | | С | 0 | Μ | 7 | | | | | | | | | |
| | EEEF GGGG | E EEEE G GGGG | SSSS EEEE GGGGG 8911 01 | EEEE GGGG | EEEE GGGG 1111 | EEEE GGGG 22222 | EEEE GGGC | EEEE GGGG 2233 | EEEE GGGC 3333 | GGGGC 3333 | i i | | | | | bbbb i i i i i t t t t 0123 |




Read automatically the display data from the display data area and send to the LCD driver by the hardware. Therefore, the display patterns can be changed only by overwritting the contents of the display data area with the software.

The data memory which is not used to store the LCD display data and the addresses are not connected to the LCD can be used to store the ordinary user's processing data.

PROGRAM EXAMPLE: LDIA #1100B ; LCD display enable OUTA P27 LDIA #1010B STA 24H


(3) LCD waveform :





SOUND EFFECT

EM73P982 has a built-in sound generator. It includes the tone generator, random generator and volume control. The tone generator is a binary down counter and the random generator is a 9-bit linear feedback shift register. When the CPU is reseted or sleeping, the sound generator is disabled and the output (P4.0/SOUND) is high.



Sound generator command register

There are 3 kinds of basic frequency for sound generator which can be selected by P30. The output of sound effect is tone and random combination.

Port30 3 2 1 0 BFREQ SMODE

Initial value : 0000

| BF | REQ | Basic frequency (f1) select |
|----|-----|-----------------------------|
| 0 | 0 | 240 KHz |
| 0 | 1 | 120 KHz |
| 1 | 0 | 60 KHz |
| 1 | 1 | don't care |

| SMODE | Sound generator mode |
|-------|----------------------|
| 0 0 | Disable |
| 0 1 | Tone output |
| 1 0 | Random output |
| 1 1 | Tone+random output |

Tone frequency register


The 8-bit tone frequency register is P24 and P23. The tone frequency will be changed when user output the different data to P23. Thus, the data must be output to P24 before P23 when user want to change the 8-bit tone frequency (TF).

| Po | rt24 | | | Por | rt23 | | | |
|-----|------|--------|----------|-----|--------|---------|----------|--------------------------|
| 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | Initial value: 1111 1111 |
| Hig | gher | nibble | register | Lov | wer ni | ibble 1 | register |] |

** f1=240K/2^x, f2=f1/(TF+1)/2, TF=1~255, TF≠0 ** Example : BFREQ=10, TF=00110001B. ⇒ f1=60K Hz, f2=60K Hz/50/2=600 Hz

Random generator

 $f(x) = x^9 + x^4 + 1$






Volume control register

The are 8 levels of volume for sound generator. P17 is the volume control register.

| Po | rt17 | | | |
|----|------|-----|---|-------|
| 3 | 2 | 1 | 0 | |
| * | | VCR | 1 | |
| | | VCR | | ts/tp |
| | 1 | 1 | 1 | 8/8 |
| | 1 | 1 | 0 | 7/8 |
| | 1 | 0 | 1 | 6/7 |
| | 1 | 0 | 0 | 5/8 |
| | 0 | 1 | 1 | 4/8 |
| | 0 | 1 | 0 | 3/8 |
| | 0 | 0 | 1 | 2/8 |
| | 0 | 0 | 0 | 1/8 |




Initial value : * 1111

PROGRAM EXAMPLE:

| LDIA | #1001B ; basic frequency : 60 KHz tone output |
|------|---|
| OUTA | P30 |
| LDIA | #0011B; 600 Hz tone output |
| OUTA | P24 |
| LDIA | #0001B |
| OUTA | P23 |
| | |

SPEECH SYNTHESIZER

BLOCK DIAGRAM





OPERATION PROCEDURE

(1) Write the speech wave file name to a document file (*.SET)

ex : Document filename : TEST.SET TRY.WAV GOOD.WAV HURRY.WAV :

(2) Run the speech convertind program address by SCP982.exe, to get the speech section address table. ex : Run C:\SCP982 TEST.SET →

: Generated following files : TEST.ADR TEST.COD TEST.SEG

(3) Write the TEST1.ADR in your program ex : TEST.ASM

| : TRY GOOD HURRY : | EQU 0040 H/40H EQU 0D00H/40H EQU 19C0H/40H | ; Speech ROM Address get from TEST.ADR ; ; |
|--------------------------------|--|---|
| LDIA | # TRY | ; PLAY TRY.WAV |
| OUT | P6 | |
| LDIA | # TRY/10H | ; Send the speech address by writing P6 three times |
| OUT | P6 | |
| LDIA | # TRY/100H | |
| OUT | P6 | |
| LDIA | # 0011B | ; set 8K sample rate and enable speech |
| OUT | P5 | |



(4) Set the sample rate by P5

| | SR | | Sample Rate |
|---|----|---|-------------|
| 0 | х | 0 | 4K |
| 0 | 0 | 1 | 5K |
| 0 | 1 | 1 | 8K |
| 1 | 0 | 0 | 10K |
| 1 | 0 | 1 | 12K |
| 1 | 1 | 0 | 15K |
| 1 | 1 | 1 | 20K |

(5) Control different voice by P6 ; if you want to stop the playing voice, you can output P6 by 0FH 3 times :

| : | | |
|------|------|---------------|
| LDIA | #0FH | |
| OUT | P6 | |
| OUT | P6 | |
| OUT | P6 | ; Speech Stop |
| | | |

(9) Active flag for speech (P6.3 Read)

| 3 | 2 | 1 | 0 | |
|----------|-------|---|---|---|
| ACT | * | * | * | |
| P6 Wri | te | | | □ |
| Port 6,3 | 3 ACT | | | |
| SPI | | | | |

ACT is high to low, the speech synthesizer can generate the speech ending interrupt.




RESET FUNCTION

When CPU in normal working condition and RESET pin holds in low level for three instruction cycles at least, then CPU begins to initialize the whole internal states, and when RESET pin changes to high level, CPU begins to work in normal condition.

The CPU internal state during reset condition is as following table :

| Hardware condition in RESET (f1) state | Initial value |
|--|-------------------|
| Program counter | 0000h |
| Status flag | 01h |
| Interrupt enable flip-flop (EI) | 00h |
| MASK0 ,1, 2, 3 | 00h |
| Interrupt latch (IL) | 00h |
| P3, P5, P6, P9, 16, 25, 27, 28, 29, 30 | 00h |
| P4, 8, 17, 23, 24 | 0Fh |
| XIN | Start oscillation |

The RESET pin is a hysteresis input pin and it has a pull-up resistor available by mask option. The simplest RESET circuit is connect $\overrightarrow{\text{RESET}}$ pin with a capacitor to V_{ss} and a diode to V_{DD} .





EM73P982 I/O PORT DESCRIPTION :


| Port | Port Input function | | | Output function | Note |
|------|---------------------|------------------------------|---|--------------------------------------|-------------|
| 0 | Е | Input port, wakeup function | | | |
| 1 | | | | | |
| 2 | | | | | |
| 3 | | | Ι | P3(10) : ROM bank selection | |
| 4 | E | input port | E | Output port, P4.0/SOUND | |
| 5 | | | Ι | P5(03) : Speech sample rate | |
| 6 | Е | P6.3 : Speech Active pin | Ι | P6(03) : Speech ROM address | |
| 7 | | | | | |
| 8 | E | Input port, wakeup function, | E | Output port | |
| | | external interrupt input | | | |
| 9 | | | Ι | P9.3 : RAM bank selection | |
| 10 | | | | | |
| 11 | | | | | |
| 12 | | | | | |
| 13 | | | | | |
| 14 | | | | | |
| 15 | | | | | |
| 16 | | | Ι | Sleep/Hold mode control register | |
| 17 | | | Ι | Sound effect volume control register | |
| 18 | | | | | |
| 19 | | | | | |
| 20 | | | | | |
| 21 | | | | | |
| 22 | | | | | |
| 23 | | | Ι | Sound effect frequency register | low nibble |
| 24 | | | Ι | Sound effect command register | high nibble |
| 25 | | | Ι | Timebase control register | |
| 26 | | | | | |
| 27 | | | Ι | LCD control register | |
| 28 | | | Ι | Timer/counter A control register | |
| 29 | | | Ι | Timer/counter B control register | |
| 30 | | | Ι | Sound effect command register | |
| 31 | | | | | |

NOTE : E : external

I : internal



APPLICATION CIRCUIT





ABSOLUTE MAXIMUM RATINGS

| Items | Sym. | Ratings | Conditions |
|-----------------------|------------------|-------------------------|-------------------------|
| Supply Voltage | V _{DD} | -0.5V to 6V | |
| Input Voltage | V _{IN} | -0.5V to V_{DD} +0.5V | |
| Output Voltage | V _o | -0.5V to V_{DD} +0.5V | |
| Power Dissipation | P _D | 300mW | $T_{OPR} = 50^{\circ}C$ |
| Operating Temperature | T | 0°C to 50°C | |
| Storage Temperature | T _{STG} | -55°C to 125°C | |

RECOMMENDED OPERATING CONDITIONS

| Items | Sym. | Ratings | Condition |
|--------------------------|------------------|--|---|
| Supply Voltage | V _{DD} | 2.4V to 5.5V | |
| Input Voltage | V _{IH} | $0.90 \mathrm{xV}_{\mathrm{DD}}$ to V_{DD} | |
| | V _{IL} | 0V to 0.10xV _{DD} | |
| Operating Frequency | F _c | 480K to 4MHz | CLK (RC osc) |
| | | 480K to 4.19MHz | XIN,XOUT (crystal osc) |
| RC oscillator resistance | R _{osc} | 62ΚΩ/68ΚΩ | option : 480KHz, V _{DD} =3.3V/5V, C=20PF |
| | | 30KΩ | option : 1MHz, V _{DD} =3.3V/5V, C=20PF |
| | | 12ΚΩ/15ΚΩ | option : 2MHz, V _{DD} =3.3V/5V, C=20PF |
| | | 4.7ΚΩ/6.2ΚΩ | option : 4MHz, V _{DD} =3.3V/5V, C=20PF |

DC ELECTRICAL CHARACTERISTICS (V_{DD}=3±0.3V, V_{SS}=0V, T_{OPR}=25°C)

| Parameters | Sym. | Min. | Тур. | Max. | Unit | Conditions |
|--------------------|-------------------|-------------|------|---------------|------|---|
| Supply current | I _{DD} | - | 0.7 | 2 | mA | V _{DD} =3.3V, no load, Fc=4MHz |
| | שש | | | | | $(\text{RC osc}: \text{R}=4.7\text{K}\Omega, \text{C}=20\text{pF})$ |
| | | - | 60 | 80 | μΑ | V _{DD} =3.3V, no load, Fc=4MHz (crystal osc.) |
| | | | | | | hold mode |
| | | - | 0.5 | 0.6 | mA | V _{DD} =3.3V, no load, Fc=4MHz |
| | | | | | | (RC osc : R=4.7K Ω , C=20pF), hold mode |
| | | - | 0.1 | 1 | μΑ | V_{DD} =3.3V, sleep mode |
| Hysteresis voltage | V _{HYS+} | $0.5V_{DD}$ | - | $0.75 V_{DD}$ | V | RESET, PO, P8 |
| | V _{HYS-} | $0.2V_{DD}$ | - | $0.4V_{DD}$ | V | |
| Input current | I _{IH} | - | - | ±1 | μΑ | P0, RESET, V _{DD} =3.3V, V _{IH} =3.3/0V |
| | | - | - | ±1 | μΑ | Open-drain, V_{DD} =3.3V, V_{IH} =3.3/0V |
| | I | - | - | -500 | μΑ | Push-pull, V_{DD} =3.3V, V_{IL} =0.4V, except P4 |
| Output voltage | V _{OH} | 2.4 | - | - | V | Push-pull, V _{DD} =2.7V,P4(high current PMOS), |
| | | | | | | SOUND, I _{OH} =-0.9mA |
| | | 2.0 | - | - | V | Push-pull, V_{DD} =2.7V, others, I_{OH} =-40µA |
| | V _{OL} | - | - | 0.3 | V | V _{DD} =2.7V, I _{OL} =0.9mA |
| Leakage current | ILO | - | - | 1 | μA | Open-drain, V_{DD} =3.3V, V_{O} =3.3V |
| Input resistor | R _{IN} | 100 | 200 | 300 | KΩ | PO |
| | | 300 | 600 | 900 | KΩ | RESET |



$(V_{DD} = 3 \pm 0.3V, V_{SS} = 0V, T_{OPR} = 25^{\circ}C)$


| Parameters | Sym. | Min. | Тур. | Max. | Unit | Conditions |
|----------------------------------|-----------------|------|------|------|------|---------------------------------------|
| Frequency stability | | - | 20 | - | % | Fc=4MHz,RC osc,[F(3V)-F(2.4V)]/F(3V) |
| Frequency variation | | - | 20 | - | % | Fc=4MHz, V _{DD} =3V,RC osc, |
| | | | | | | [F(typical)-F(worse case)]/F(typical) |
| Output current of V _o | I _{vo} | 2.0 | 3.0 | 4.0 | mA | $V_{DD} = 3V, V_{O} = 0.7V$ |

$\underbrace{(V_{\text{DD}}\!\!=\!\!4.5{\pm}0.5V,\,V_{\text{SS}}\!\!=\!\!0V,\,T_{\text{OPR}}\!\!=\!\!25^{\circ}C)}$


| Parameters | Sym. | Min. | Тур. | Max. | Unit | Conditions |
|---------------------|-------------------|--------------------|------|--------------------|------|--|
| Supply current | I _{DD} | - | 0.8 | 1.5 | mA | V _{DD} =5V, no load, Fc=4MHz (crystal osc) |
| | | - | 1.5 | 2 | mA | V _{DD} =5V, no load, Fc=4MHz |
| | | | | | | $(\text{RC osc}: \text{R}=6.2\text{K}\Omega, \text{C}=20\text{pF})$ |
| | | - | 150 | 200 | μA | V_{pp} =5V, no load, Fc=4MHz (crystal osc) |
| | | | | | · | hold mode |
| | | - | 0.9 | 1 | mA | V _{DD} =5V, no load, Fc=4MHz, |
| | | | | | | $(RC \text{ osc} : R=6.2K\Omega, C=20pF)$, hold mode |
| | | - | 0.1 | 1 | μΑ | V_{DD} =5V, sleep mode |
| Hysteresis voltage | V _{HYS+} | $0.5V_{DD}$ | - | $0.75V_{DD}$ | V | RESET, P0, P8 |
| | V _{HYS-} | 0.2V _{DD} | - | 0.4V _{DD} | V | |
| Input current | I _{IH} | - | - | ±1 | μΑ | P0, $\overline{\text{RESET}}$, $V_{\text{DD}}=5V$, $V_{\text{H}}=5/0V$ |
| | | - | - | ±1 | μΑ | Open-drain, $V_{DD} = 5V$, $V_{IH} = 5/0V$ |
| | I _{IL} | - | - | -1 | mA | Push-pull, V_{DD} =5V, V_{IL} =0.4V, except P4 |
| Output voltage | V _{OH} | 3.0 | - | - | V | Push-pull, P4(high current PMOS), SOUND |
| | | | | | | $V_{DD} = 4V, I_{OH} = -4mA$ |
| | | 2.4 | - | - | V | Push-pull, P4(low current PMOS), P8 |
| | | | | | | $V_{DD} = 4V, I_{OH} = -200 \mu A$ |
| | V _{OL} | - | - | 1.0 | V | V _{DD} =4V, I _{OL} =4mA |
| Leakage current | I _{LO} | - | - | 1 | μΑ | Open-drain, $V_{DD} = 5V$, $V_{O} = 5V$ |
| Input resistor | R _{IN} | 30 | 90 | 150 | KΩ | PO |
| | | 100 | 300 | 450 | KΩ | RESET |
| Frequency stability | | - | 10 | - | % | Fc=4MHz,RC osc,[F(4.5V)-F(3.6V)]/F(4.5V) |
| Frequency variation | | - | 20 | - | % | Fc=4MHz, V _{DD} =4.5V,RC osc, |
| | | | | | | [F(typical)-F(worse case)]/F(typical) |




RESET PIN TYPE



OSCILLATION PIN TYPE




INPUT PIN TYPE




I/O PIN TYPE


TYPE I/O




TYPE OSC-C



TYPE INPUT-B




TYPE I/O-L





TYPE I/O-N


TYPE I/O-O



- Path A: For set and clear bit of port instructions, data goes through path A from output data latch to CPU.
- Path B: For input and test instructions, data from output pin go through path B to CPU and the output data latch will be set to high.



PAD DIAGRAM





| Pad No. | Symbol | X | Y |
|---------|--------|---------|---------|
| 1 | SEG6 | -1076.7 | 1522.1 |
| 2 | SEG5 | -1076.7 | 1337.1 |
| 3 | SEG4 | -1076.7 | 1152.7 |
| 4 | SEG3 | -1076.7 | 967.7 |
| 5 | SEG2 | -1076.7 | 783.3 |
| 6 | SEG1 | -1076.7 | 598.3 |
| 7 | SEG0 | -1076.7 | 413.9 |
| 8 | VSS | -1084.0 | 228.9 |
| 9 | P8.0 | -1081.7 | 44.5 |
| 10 | P8.2 | -1081.7 | -140.5 |
| 11 | P8.3 | -1081.7 | -324.9 |
| 12 | P8.3 | -1081.7 | -509.9 |
| 13 | P0.0 | -1078.3 | -714.0 |
| 14 | P0.1 | -1078.3 | -827.5 |
| 15 | P0.2 | -1078.3 | -941.0 |
| 16 | P0.3 | -1078.3 | -1054.5 |
| 17 | RESET | -1078.3 | -1168.0 |
| 18 | TEST | -1078.3 | -1281.5 |
| 19 | VPP | -1081.7 | -1428.0 |
| 20 | LXIN | -789.2 | -1630.0 |
| 21 | LXOUT | -675.7 | -1630.0 |
| 22 | VDD | -553.9 | -1630.0 |
| 23 | VO | -432.0 | -1630.0 |
| 24 | SOUND | -318.5 | -1630.0 |
| 25 | P4.0 | -205.0 | -1630.0 |
| 26 | P4.1 | -94.6 | -1630.0 |
| 27 | P4.2 | 15.9 | -1630.0 |
| 28 | P4.3 | 126.4 | -1630.0 |
| 29 | COM7 | 243.3 | -1630.0 |
| 30 | COM6 | 356.8 | -1630.0 |
| 31 | COM5 | 470.4 | -1630.0 |
| 32 | COM4 | 583.8 | -1630.0 |
| 33 | COM3 | 697.3 | -1630.0 |
| 34 | COM2 | 810.8 | -1630.0 |
| 35 | COM1 | 924.3 | -1630.0 |
| 36 | COM0 | 1037.8 | -1630.0 |
| 37 | SEG39 | 1083.3 | -1274.7 |
| 38 | SEG38 | 1083.3 | -1092.2 |



| Pad No. | Symbol | X | Y |
|---------|--------|--------|--------|
| 39 | SEG37 | 1083.3 | -905.3 |
| 40 | SEG36 | 1083.3 | -720.8 |
| 41 | SEG35 | 1083.3 | -535.9 |
| 42 | SEG34 | 1083.3 | -351.5 |
| 43 | SEG33 | 1083.3 | -166.5 |
| 44 | SEG32 | 1083.3 | 17.9 |
| 45 | SEG31 | 1083.3 | 203.0 |
| 46 | SEG30 | 1083.3 | 387.3 |
| 47 | SEG29 | 1083.3 | 572.4 |
| 48 | SEG28 | 1083.3 | 756.8 |
| 49 | SEG27 | 1083.3 | 941.8 |
| 50 | SEG26 | 1083.3 | 1126.2 |
| 51 | SEG25 | 1083.3 | 1311.2 |
| 52 | SEG24 | 1074.8 | 1624.5 |
| 53 | SEG23 | 961.8 | 1624.5 |
| 54 | SEG22 | 848.3 | 1624.5 |
| 55 | SEG21 | 734.8 | 1624.5 |
| 56 | SEG20 | 621.3 | 1624.5 |
| 57 | SEG19 | 507.8 | 1624.5 |
| 58 | SEG18 | 394.3 | 1624.5 |
| 59 | SEG17 | 280.8 | 1624.5 |
| 60 | SEG16 | 167.3 | 1624.5 |
| 61 | SEG15 | 53.8 | 1624.5 |
| 62 | SEG14 | -59.7 | 1624.5 |
| 63 | SEG13 | -173.2 | 1624.5 |
| 64 | SEG12 | -286.7 | 1624.5 |
| 65 | SEG11 | -400.2 | 1624.5 |
| 66 | SEG10 | -513.7 | 1624.5 |
| 67 | SEG9 | -627.2 | 1624.5 |
| 68 | SEG8 | -740.7 | 1624.5 |
| 69 | SEG7 | -854.2 | 1624.5 |

NOTE :

Chip Size : 2420 x 3510 UM.

For PCB layout, IC substrate must be floated or connected to Vss.



INSTRUCTION TABLE

(1) Data Transfer

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|-------------------------------|--|------|-------|---|-----|----|
| | | | | | С | Ζ | S |
| LDA x | 0110 1010 xxxx xxxx | Acc←RAM[x] | 2 | 2 | - | Ζ | 1 |
| LDAM | 0101 1010 | $Acc \leftarrow RAM[HL]$ | 1 | 1 | - | Ζ | 1 |
| LDAX | 0110 0101 | $Acc \leftarrow ROM[DP]_{L}$ | 1 | 2 | - | Ζ | 1 |
| LDAXI | 0110 0111 | $Acc \leftarrow ROM[DP]_{H}, DP+1$ | 1 | 2 | - | Ζ | 1 |
| LDH #k | 1001 kkkk | HR←k | 1 | 1 | - | - | 1 |
| LDHL x | 0100 1110 xxxx xx00 | $LR \leftarrow RAM[x], HR \leftarrow RAM[x+1]$ | 2 | 2 | - | - | 1 |
| LDIA #k | 1101 kkkk | Acc←k | 1 | 1 | - | Ζ | 1 |
| LDL #k | 1000 kkkk | LR←k | 1 | 1 | - | - | 1 |
| STA x | 0110 1001 xxxx xxxx | RAM[x]←Acc | 2 | 2 | - | - | 1 |
| STAM | 0101 1001 | RAM[HL]←Acc | 1 | 1 | - | - | 1 |
| STAMD | 0111 1101 | RAM[HL]←Acc, LR-1 | 1 | 1 | - | Ζ | C |
| STAMI | 0111 1111 | RAM[HL]←Acc, LR+1 | 1 | 1 | - | Ζ | C' |
| STD #k,y | 0100 1000 kkkk yyyy | RAM[y]←k | 2 | 2 | - | - | 1 |
| STDMI #k | 1010 kkkk | RAM[HL]←k, LR+1 | 1 | 1 | - | Ζ | C' |
| THA | 0111 0110 | Acc←HR | 1 | 1 | - | Ζ | 1 |
| TLA | 0111 0100 | Acc←LR | 1 | 1 | - | Ζ | 1 |

(2) Rotate

ſ

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|------------------------|--|------|-------|---|-----|----|
| | | | | | С | Ζ | S |
| RLCA | 0101 0000 | ←CF←Acc← | 1 | 1 | С | Ζ | C' |
| RRCA | 0101 0001 | $\hookrightarrow CF \rightarrow Acc \rightarrow$ | 1 | 1 | С | Ζ | C' |

(3) Arithmetic operation

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|-------------------------------|-------------------------------------|------|-------|---|-----|----|
| | | | | | С | Ζ | S |
| ADCAM | 0111 0000 | $Acc \leftarrow Acc + RAM[HL] + CF$ | 1 | 1 | С | Ζ | C' |
| ADD #k,y | 0100 1001 kkkk yyyy | $RAM[y] \leftarrow RAM[y] + k$ | 2 | 2 | - | Ζ | C' |
| ADDA #k | 0110 1110 0101 kkkk | Acc←Acc+k | 2 | 2 | - | Ζ | C' |
| ADDAM | 0111 0001 | $Acc \leftarrow Acc + RAM[HL]$ | 1 | 1 | - | Z | C' |
| ADDH #k | 0110 1110 1001 kkkk | HR←HR+k | 2 | 2 | - | Ζ | C' |
| ADDL #k | 0110 1110 0001 kkkk | LR←LR+k | 2 | 2 | - | Ζ | C' |
| ADDM #k | 0110 1110 1101 kkkk | $RAM[HL] \leftarrow RAM[HL] + k$ | 2 | 2 | - | Ζ | C' |
| DECA | 0101 1100 | Acc←Acc-1 | 1 | 1 | - | Ζ | C |
| DECL | 0111 1100 | LR←LR-1 | 1 | 1 | - | Ζ | C |
| DECM | 0101 1101 | RAM[HL]←RAM[HL] -1 | 1 | 1 | - | Ζ | C |
| INCA | 0101 1110 | $Acc \leftarrow Acc + 1$ | 1 | 1 | - | Z | C' |



| INCL | 0111 1110 | $LR \leftarrow LR + 1$ | 1 | 1 | - | Z | C' |
|---------|---------------------|-------------------------|---|---|---|---|----|
| INCM | 0101 1111 | RAM[HL]←RAM[HL]+1 | 1 | 1 | - | Z | C' |
| SUBA #k | 0110 1110 0111 kkkk | Acc←k-Acc | 2 | 2 | - | Z | C |
| SBCAM | 0111 0010 | Acc←RAM[HLl - Acc - CF' | 1 | 1 | C | Ζ | C |
| SUBM #k | 0110 1110 1111 kkkk | RAM[HL]←k - RAM[HL] | 2 | 2 | - | Z | C |

(4) Logical operation

| Mnemonic | Object code (binary) | Operation description | | Cycle | F | lag | |
|----------|------------------------|-----------------------------------|---|-------|---|-----|----|
| | | | | | С | Ζ | S |
| ANDA #k | 0110 1110 0110 kkkk | Acc←Acc&k | 2 | 2 | - | Ζ | Ζ' |
| ANDAM | 0111 1011 | Acc←Acc & RAM[HL] | 1 | 1 | - | Ζ | Ζ' |
| ANDM #k | 0110 1110 1110 kkkk | RAM[HL]←RAM[HL]&k | 2 | 2 | - | Ζ | Ζ' |
| ORA #k | 0110 1110 0100 kkkk | Acc←Acc ¦k | 2 | 2 | - | Ζ | Ζ' |
| ORAM | 0111 1000 | $Acc \leftarrow Acc \mid RAM[HL]$ | 1 | 1 | - | Z | Z' |
| ORM #k | 0110 1110 1100 kkkk | RAM[HL]←RAM[HL]¦k | 2 | 2 | - | Ζ | Ζ' |
| XORAM | 0111 1001 | Acc←Acc^RAM[HL] | 1 | 1 | - | Ζ | Z' |

(5) Exchange

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|------------------------|-------------------------------|------|-------|---|-----|---|
| | | | | | С | Ζ | S |
| EXA x | 0110 1000 xxxx xxxx | Acc⇔RAM[x] | 2 | 2 | - | Ζ | 1 |
| EXAH | 0110 0110 | Acc↔HR | 1 | 2 | - | Z | 1 |
| EXAL | 0110 0100 | Acc↔LR | 1 | 2 | - | Z | 1 |
| EXAM | 0101 1000 | Acc↔RAM[HL] | 1 | 1 | - | Ζ | 1 |
| EXHL x | 0100 1100 xxxx xx00 | $LR\leftrightarrow RAM[x],$ | | | | | |
| | | $HR \leftrightarrow RAM[x+1]$ | 2 | 2 | - | - | 1 |

(6) Branch

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|--------------------------|---|------|-------|---|-----|---|
| | | | | | С | Ζ | S |
| SBR a | 00aa aaaa | If SF=1 then PC \leftarrow PC ₁₂₋₆ . a_{5-0} | 1 | 1 | - | - | 1 |
| | | else null | | | | | |
| LBR a | 1100 aaaa aaaa aaaa | If SF= 1 then PC←a else null | 2 | 2 | - | - | 1 |
| SLBR a | 0101 0101 1100 aaaa | If SF=1 then PC←a else null | 3 | 3 | - | - | 1 |
| | aaaa aaaa (a:1000~1FFFh) | | | | | | |
| | 0101 0111 1100 aaaa | | | | | | |
| | aaaa aaaa (a:0000~0FFFh) | | | | | | |

(7) Compare

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|------------------------|-----------------------|------|-------|---|-----|----|
| | | | | | С | Z | S |
| CMP #k,y | 0100 1011 kkkk yyyy | k-RAM[y] | 2 | 2 | С | Ζ | Ζ' |
| CMPA x | 0110 1011 xxxx xxxx | RAM[x]-Acc | 2 | 2 | С | Ζ | Z' |



| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|-------------------------------|------------------------------|------|-------|---|-----|----|
| | | | | | С | Z | S |
| CMPAM | 0111 0011 | RAM[HL] - Acc | 1 | 1 | С | Ζ | Z |
| CMPH #k | 0110 1110 1011 kkkk | k - HR | 2 | 2 | - | Ζ | С |
| CMPIA #k | 1011 kkkk | k - Acc | 1 | 1 | С | Ζ | Z' |
| CMPL #k | 0110 1110 0011 kkkk | k-LR | 2 | 2 | - | Z | C |

(8) Bit manipulation

| Mnemo | onic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|-------|------|-------------------------------|---|------|-------|---|-----|---|
| | | | | | | С | Ζ | S |
| CLM | b | 1111 00bb | RAM[HL] _b ←0 | 1 | 1 | - | - | 1 |
| CLP | p,b | 0110 1101 11bb pppp | $PORT[p]_{b} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| CLPL | | 0110 0000 | $PORT[LR_{3-2}+4]LR_{1-0} \leftarrow 0$ | 1 | 2 | - | - | 1 |
| CLR | y,b | 0110 1100 11bb yyyy | $RAM[y]_{b} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| SEM | b | 1111 01bb | RAM[HL] _b ←1 | 1 | 1 | - | - | 1 |
| SEP | p,b | 0110 1101 01bb pppp | $PORT[p]_{b} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| SEPL | | 0110 0010 | $PORT[LR_{3-2}+4]LR_{1-0}\leftarrow 1$ | 1 | 2 | - | - | 1 |
| SET | y,b | 0110 1100 01bb yyyy | $RAM[y]_{b} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| TF | y,b | 0110 1100 00bb yyyy | SF←RAM[y] _b ' | 2 | 2 | - | - | * |
| TFA | b | 1111 10bb | SF←Acc _b ' | 1 | 1 | - | - | * |
| TFM | b | 1111 11bb | SF←RAM[HL] _b ' | 1 | 1 | - | - | * |
| TFP | p,b | 0110 1101 00bb pppp | $SF \leftarrow PORT[p]_{b}'$ | 2 | 2 | - | - | * |
| TFPL | | 0110 0001 | SF \leftarrow PORT[LR ₃₋₂ +4]LR ₁₋₀ ' | 1 | 2 | - | - | * |
| TT | y,b | 0110 1100 10bb yyyy | $SF \leftarrow RAM[y]_{b}$ | 2 | 2 | - | - | * |
| TTP | p,b | 0110 1101 10bb pppp | $SF \leftarrow PORT[p]_{b}$ | 2 | 2 | - | - | * |

(9) Subroutine

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|-------------------------------|---|------|-------|---|-----|---|
| | | | | | С | Ζ | S |
| LCALL a | 0100 0aaa aaaa aaaa | STACK[SP]←PC, | 2 | 2 | - | - | - |
| | | SP←SP -1, PC←a | | | | | |
| SCALL a | 1110 nnnn | STACK[SP]←PC, | 1 | 2 | - | - | - |
| | | SP \leftarrow SP - 1, PC \leftarrow a, a = 8n + 6 | | | | | |
| | | $(n = 1 \sim 15),0086h (n = 0)$ | | | | | |
| RET | 0100 1111 | $SP \leftarrow SP + 1, PC \leftarrow STACK[SP]$ | 1 | 2 | - | - | - |

(10) Input/output

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|-------------------------------|-----------------------|------|-------|---|-----|----|
| | | | | | С | Ζ | S |
| INA p | 0110 1111 0100 pppp | Acc←PORT[p] | 2 | 2 | - | Ζ | Z' |
| INM p | 0110 1111 1100 pppp | RAM[HL]←PORT[p] | 2 | 2 | - | - | Ζ' |
| OUT #k,p | 0100 1010 kkkk pppp | PORT[p]←k | 2 | 2 | - | - | 1 |
| OUTA p | 0110 1111 000p pppp | PORT[p]←Acc | 2 | 2 | - | - | 1 |
| OUTM p | 0110 1111 100p pppp | PORT[p]←RAM[HL] | 2 | 2 | - | - | 1 |



(11) Flag manipulation

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | Flag | | |
|----------|-------------------------------|--------------------------------------|------|-------|------|---|---|
| | | | | | С | Z | S |
| TFCFC | 0101 0011 | $SF \leftarrow CF', CF \leftarrow 0$ | 1 | 1 | 0 | - | * |
| TTCFS | 0101 0010 | $SF \leftarrow CF, CF \leftarrow 1$ | 1 | 1 | 1 | - | * |
| TZS | 0101 1011 | SF←ZF | 1 | 1 | - | - | * |

(12) Interrupt control

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | Fl | ag | |
|----------|-------------------------------|---|------|-------|----|----|---|
| | | | | | С | Ζ | S |
| CIL r | 0110 0011 11rr rrrr | IL←IL & r | 2 | 2 | - | - | 1 |
| DICIL r | 0110 0011 10rr rrrr | EIF←0,IL←IL&r | 2 | 2 | - | - | 1 |
| EICIL r | 0110 0011 01rr rrrr | EIF←1,IL←IL&r | 2 | 2 | - | - | 1 |
| EXAE | 0111 0101 | MASK↔Acc | 1 | 1 | - | - | 1 |
| RTI | 0100 1101 | SP←SP+1,FLAG.PC | 1 | 2 | * | * | * |
| | | \leftarrow STACK[SP],EIF \leftarrow 1 | | | | | |

(13) CPU control

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | Fl | ag | |
|----------|------------------------|------------------------------|------|-------|----|----|---|
| | | | | | С | Ζ | S |
| NOP | 0101 0110 | no operation | 1 | 1 | - | - | - |

(14) Timer/Counter & Data pointer & Stack pointer control

| Mnemonic | Object code (binary) | Operation description | Byte | Cycle | F | lag | |
|----------|-------------------------------|-------------------------|------|-------|---|-----|---|
| | | | | - | С | Z | S |
| LDADPL | 0110 1010 1111 1100 | $Acc \leftarrow [DP]_L$ | 2 | 2 | - | Z | 1 |
| LDADPM | 0110 1010 1111 1101 | Acc←[DP] _M | 2 | 2 | - | Ζ | 1 |
| LDADPH | 0110 1010 1111 1110 | Acc←[DP] _H | 2 | 2 | - | Ζ | 1 |
| LDASP | 0110 1010 1111 1111 | Acc←SP | 2 | 2 | - | Ζ | 1 |
| LDATAL | 0110 1010 1111 0100 | $Acc \leftarrow [TA]_L$ | 2 | 2 | - | Z | 1 |
| LDATAM | 0110 1010 1111 0101 | Acc←[TA] _M | 2 | 2 | - | Ζ | 1 |
| LDATAH | 0110 1010 1111 0110 | Acc←[TA] _H | 2 | 2 | - | Z | 1 |
| LDATBL | 0110 1010 1111 1000 | Acc←[TB] _L | 2 | 2 | - | Z | 1 |
| LDATBM | 0110 1010 1111 1001 | Acc←[TB] _M | 2 | 2 | - | Ζ | 1 |
| LDATBH | 0110 1010 1111 1010 | Acc←[TB] _H | 2 | 2 | - | Ζ | 1 |
| STADPL | 0110 1001 1111 1100 | [DP] ₁ ←Acc | 2 | 2 | - | - | 1 |
| STADPM | 0110 1001 1111 1101 | [DP] _M ←Acc | 2 | 2 | - | - | 1 |
| STADPH | 0110 1001 1111 1110 | [DP] _H ←Acc | 2 | 2 | - | - | 1 |
| STASP | 0110 1001 1111 1111 | SP Acc | 2 | 2 | - | - | 1 |
| STATAL | 0110 1001 1111 0100 | [TA] _L ←Acc | 2 | 2 | - | - | 1 |
| STATAM | 0110 1001 1111 0101 | [TA] _M ←Acc | 2 | 2 | - | - | 1 |
| STATAH | 0110 1001 1111 0110 | [TA] _H ←Acc | 2 | 2 | - | - | 1 |
| STATBL | 0110 1001 1111 1000 | [TB] _L ←Acc | 2 | 2 | - | - | 1 |
| STATBM | 0110 1001 1111 1001 | [TB] _M ←Acc | 2 | 2 | - | - | 1 |
| STATBH | 0110 1001 1111 1010 | [TB] _H ←Acc | 2 | 2 | - | - | 1 |



**** SYMBOL DESCRIPTION

| Symbol | Description | Symbol | Description |
|----------------------|---------------------------------------|----------------------|---------------------------------------|
| HR | H register | LR | L register |
| PC | Program counter | DP | Data pointer |
| SP | Stack pointer | STACK[SP] | Stack specified by SP |
| A _{CC} | Accumulator | FLAG | All flags |
| CF | Carry flag | ZF | Zero flag |
| SF | Status flag | EI | Enable interrupt register |
| IL | Interrupt latch | MASK | Interrupt mask |
| PORT[p] | Port (address : p) | TA | Timer/counter A |
| ТВ | Timer/counter B | RAM[HL] | Data memory (address : HL) |
| RAM[x] | Data memory (address : x) | ROM[DP] | Low 4-bit of program memory |
| ROM[DP] _H | High 4-bit of program memory | [DP] _L | Low 4-bit of data pointer register |
| [DP] _M | Middle 4-bit of data pointer register | [DP] _H | High 4-bit of data pointer register |
| $[TA]_{I}([TB]_{I})$ | Low 4-bit of timer/counter A | $[TA]_{M}([TB]_{M})$ | Middle 4-bit of timer/counter A |
| 2 2 | (timer/counter B) register | | (timer/counter B) register |
| $[TA]_{H}([TB]_{H})$ | High 4-bit of timer/counter A | LR ₁₋₀ | Contents of bit assigned by bit |
| | (timer/counter B) register | 10 | 1 to 0 of LR |
| LR ₃₋₂ | Bit 3 to 2 of LR | a ₅₋₀ | Bit 5 to 0 of destination address for |
| 52 | | 5.0 | branch instruction |
| PC ₁₂₋₆ | Bit 12 to 6 of program counter | \leftarrow | Transfer |
| \leftrightarrow | Exchange | + | Addition |
| - | Substraction | & | Logic AND |
| | Logic OR | ٨ | Logic XOR |
| I I | Inverse operation | | Concatenation |
| #k | 4-bit immediate data | Х | 8-bit RAM address |
| у | 4-bit zero-page address | р | 4-bit or 5-bit port address |
| b | Bit address | r | 6-bit interrupt latch |