


GENERAL DESCRIPTION

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced MOSFET is designed to withstand high energy in avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional and safety margin against unexpected voltage transients.


FEATURES

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS}(on) Specified at Elevated Temperature

PIN CONFIGURATION



SYMBOL



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain to Current — Continuous		14	А
- Pulsed	I _{DM}	56	
Gate-to-Source Voltage — Continue	V _{GS}	±20	V
 Non-repetitive 	V_{GSM}	±40	V
Total Power Dissipation	PD	190	W
Derate above 25° C		1.5	W/°C
Operating and Storage Temperature Range	T _J , T _{STG}	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy $-$ T _J = 25 $^\circ\!{ m C}$	E _{AS}	588	mJ
$(V_{DD} = 100V, V_{GS} = 10V, I_{L} = 14A, L = 6mH, R_{G} = 25\Omega)$			
Thermal Resistance – Junction to Case	θ _{JC}	0.65	°C/W
 Junction to Ambient 	θ_{JA}	40	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C



ORDERING INFORMATION

Part Number	Package
CMT14N50N3P	TO-3P

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $T_J = 25^{\circ}C$.

			CMT14N50			
Characteristic		Symbol	Min	Тур	Max	Units
Drain-Source Breakdown Voltage		V _{(BR)DSS}	500			V
(V _{GS} = 0 V, I _D = 250 μA)						
Drain-Source Leakage Current		I _{DSS}				μA
$(V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V})$					25	
$(V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$					250	
Gate-Source Leakage Current-Forward		I _{GSSF}			100	nA
$(V_{gsf} = 20 \text{ V}, V_{DS} = 0 \text{ V})$						
Gate-Source Leakage Current-Reverse		I _{GSSR}			100	nA
(V _{gsr} = 20 V, V _{DS} = 0 V)	$(V_{gsr} = 20 \text{ V}, V_{DS} = 0 \text{ V})$					
Gate Threshold Voltage		$V_{GS(th)}$	2.0		4.0	V
$(V_{DS} = V_{GS}, I_D = 250 \ \mu A)$						
Static Drain-Source On-Resistance (V _{GS} =	= 10 V, I _D = 8.4A) *	R _{DS(on)}			0.4	Ω
Drain-Source On-Voltage (V _{GS} = 10 V)		V _{DS(on)}			7.5	V
(I _D = 14 A)						
Forward Transconductance (V _{DS} = 50 V, I	_D = 8.4A) *	g fs	9.3			mhos
Input Capacitance		C _{iss}		2038		pF
Output Capacitance	$(V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz)$	C _{oss}		307		pF
Reverse Transfer Capacitance	I = 1.0 MHz)	C _{rss}		10		pF
Turn-On Delay Time		t _{d(on)}		15		ns
Rise Time	$(V_{DD} = 250 \text{ V}, I_D = 14 \text{ A},$	tr		36		ns
Turn-Off Delay Time	R _D = 17Ω, R _G = 6.2Ω) *	$t_{d(off)}$		35		ns
Fall Time		t _f		29		ns
Total Gate Charge		Qq			64	nC
Gate-Source Charge	$(V_{DS} = 400 \text{ V}, I_D = 14 \text{ A},$	Q _{gs}			16	nC
Gate-Drain Charge	V _{GS} = 10 V)*	Q _{gd}			26	nC
Internal Drain Inductance		L _D		5.0		nH
(Measured from the drain lead 0.25" fro	m package to center of die)					
Internal Drain Inductance		Ls		13		nH
(Measured from the source lead 0.25" from package to source bond pad)		-				
SOURCE-DRAIN DIODE CHARACTERIS		•		1		
Forward On-Voltage(1)	(I _S = 14 A, V _{GS} = 0 V,	V _{SD}			1.5	V
Forward Turn-On Time		t _{on}		**		ns
Reverse Recovery Time	$d_{1S}/d_{t} = 100A/\mu s)$	t _{rr}		487	731	ns

* Pulse Test: Pulse Width $\ \leq 300 \mu s,$ Duty Cycle $\ \leq 2\%$

** Negligible, Dominated by circuit inductance



TYPICAL ELECTRICAL CHARACTERISTICS




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics Fig 4. Normalized On-Resistance Vs. Temperature


























Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit





Fig 12b. |Unclamped Inductive Waveforms








Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 12d. Typical Drain-to-Source Voltage Vs. Avalanche Current



PACKAGE DIMENSION







IMPORTANT NOTICE

Champion Microelectronic Corporation (CMC) reserves the right to make changes to its products or to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

A few applications using integrated circuit products may involve potential risks of death, personal injury, or severe property or environmental damage. CMC integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications. Use of CMC products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

HsinChu Headquarter	Sales & Marketing
5F-1, No. 11, Park Avenue II,	11F, No. 306-3, SEC. 1, Ta Tung Road,
Science-Based Industrial Park,	Hsichih, Taipei Hsien 221, Taiwan
HsinChu City, Taiwan	
TEL: +886-3-567 9979	TEL: +886-2-8692 1591
FAX: +886-3-567 9909	FAX: +886-2-8692 1596