

### 天鎚科技股份有限公司

Eureka Microelectronics, Inc.

文件名稱 DOC Title :

### EK7606C PRELIMINARY DATA SHEET

文件編號 D	DOC NO : TDS7	606C-01
版 本 RE	EV : 0.1	
頁 次 Pag	e : 1/1	

文件制/修訂一覽表 Revision History

版本	修訂日期	生效日期	修訂頁次	制/修訂項目/ 內容
<u>REV.</u>	REV Date	Eff. Date	REV. Page	Revise item / Content
0.1	2003/07/09	2003/07/15		New Issue



## Eureka Microelectronics, Inc.

# EK7606C

PRELIMINARY Rev. 0.1

DATA SHEET

### 240- Output TFT LCD Analog Source Driver



6F, NO.12, INNOVATION 1<sup>ST</sup>. RD., SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU CITY, TAIWAN, R.O.C. http://www.eureka.com.tw **FIAL** 

### EK7606C

### Table of Contents

	Page
1.GENERAL DESCRIPTION	3
2.FEATURES	3
3.BLOCK DIAGRAM	4
4.PIN CONFIGURATION	5
5.PIN FUNCTION DESCRIPTIONS	6
6.FUNCTION OPERATIONS	8
<ul><li>6.1 Operation timing</li><li>6.2 Sampling modes</li><li>6.3 Color mode selection</li><li>6.4 Relationship between OE and output waveform</li></ul>	
7.ABSOLUTE MAXIMUM RATINGS	18
<ul><li>7.1 Absolute maximum ratings</li><li>7.2 Recommended operating conditions</li></ul>	
8.ELECTRICAL CHARACTERISTICS	19
<ul><li>8.1 DC characteristics</li><li>8.2 AC characteristics</li><li>8.3 Timing chart</li></ul>	
9.RECOMMANDED SOLDERING CONDITIONS	22
10.DEFINITIONS	22
10.1 Data sheet status and application information 10.2 Life support application	

Preliminary Rev. 0.1

AL

### 240- Output TFT LCD Analog Source Driver

### 1. GENERAL DESCRIPTION

The EK7606C is an analog, fully color, source driver for TFT LCD panels designed for camera, TV etc. Analog R, G and B signal are applied directly on the chip. For each of the 240 outputs, the voltage is sampled and buffered to the panel. With a double sample and hold circuit a new voltage can be sample whereas the previous sample voltage is applied to the panel.

According to different modes, the 3 input voltages (VA, VB, VC) can be applied on different output to support various pixel array types.

The 3 input voltages (VA, VB, VC) can be sampled simultaneously or sequentially to have a better flexibility with the input voltage. Using enable signal (STHx), several chips can be cascaded for large panel.

#### 2. FEATURES

- LCD outputs: 240
- Bi-directional shift  $(L/\overline{R})$
- Simultaneous or Sequential RGB acquisition mode
- X1 or X3 clock mode
- High frequency Sampling 10MHz (x1)
- Automatic low power consumption mode after data capture (gated clock)
- RGB color selection (automatic or manual)
- Logic power supply voltage V<sub>DD</sub>: 2.7V 5.25V
- LCD power supply voltage AV<sub>DD</sub>: 4.5V 5.5V
- Output dynamic range AV<sub>SS</sub>+0.2V to AV<sub>DD</sub>-0.2V
- Applicable to COF/COG

NFIDENTIAL Preliminary Rev. 0.1

July 2003

### EK7606C

### 3. BLOCK DIAGRAM



Fig. 1 Block diagram

**Clock MUX** 

Selects if the sampling is simultaneous or sequential. Also gates the clock.

3 x 80-bit bi-directional shift register

Generates enable signals for sequential sampling 134/160 groups of 3 input colors.

Line control

Select sample circuit SHA or SHB and the high impedance output state

SH control MUX

Select which sample and hold circuit samples the analog input value.

AMUX

According to the controls signals, selects which input color goes to which group of outputs.

Sample and hold Circuit (SHA, SHB)

JEIDENTIA Sample the input voltage when the enable signal of the shift register is generated and hold this value until it is stored on the panel.

**Buffers** 

Drive the sample grayscale voltage on the panel.

- 4 -

Preliminary Rev. 0.1



### EK7606C

### 4. Pin Configuration



Fig. 2 Pin Arrangement (COF package)

Preliminary Rev. 0.1

### 5. PIN FUNCTION DESCRIPTION

Qa1 to Qa80 Qb1 to Qa80       Output       Liquid-crystal application voltages Each QaX, QbX or QcX correspond to one of the analog sample input signal VA, VB or VC.         VA       Input       Video input signal Analog video input signal Analog video input signal that is sampled internally and applied to the panel.         UR       Input       Controls the display data shift direction UR       Input         STH1       Bidir       Right shift start pulse UR       Right shift start pulse UR       Input         STH2       Bidir       Left shift start pulse UR       L/R       = L : Becomes the start pulse output pin.         CPH1       Input       Left shift start pulse UR       L/R       = L : Becomes the start pulse output pin.         CPH1       Input       CPH2 & CPH3 @ TEST2 = L And MODE=H)       Refers to the analog data-sampling clock. The sampling starts at the first rising edge of CPH1 when STH1 (L/R =H) is activated.         CPH3       CPH2 & CPH3 @ TEST2 = L And MODE=H)       CPH1') control the sampling is made during CPH1 (CPH1') period for all output. In sequential mode, the sampling for Qa1→Qa80 CPH2 (CPH2') control the sampling for Qa1→Qa80 CPH3 (CPH3') control	Table 1. Pir	n function descripti	on	
Obt to Qb80 Qc1 to Qc80Each QaX, QbX or QcX correspond to one of the analog sample input signal VA, VB or VC.VA VA VBInputVideo input signal VA, VB or VC.VA VCInputVideo input signal VA, VB or VC.VA VCInputVideo input signal that is sampled internally and applied to the panel.LIRInputControls the display data shift direction $L/R = L : STH1$ input, Qa1 $\rightarrow$ Qc80, STH2 output. $L/R = L : STH2 input, Qc80\rightarrowQa1, STH1 output.STH1BidirRight shift start pulseL/R = L : Secomes the start pulse output pin.L/R = L : Becomes the start pulse output pin.STH2BidirLeft shift start pulseL/R = L : Becomes the start pulse output pin.CPH1CPH2CPH3InputSampling clock inputRefers to the analog data-sampling clock. The sampling startsat the first rising edge of CPH1 when STH1 (L/R = H) isactivated.CPH1 can be internally divided (x3 mode) to generate internalclock signal CPH1.The sampling can be simultaneous or sequential.In simultaneous mode, the sampling is made during CPH1(CPH1) period for all output.In sequential mode, the sampling for Qa1\rightarrowQa80CPH2 (CPH3)' control the sampling for Qa1\rightarrowQa80CPH2 (CPH1)' control the sampling for Qa1\rightarrowQa80CPH2 (CPH2)' control the sampling for Qa1\rightarrowQa80CPH3 (CPH1) CPH1 and CPH2 and CPH3 must have an input clock signalapplied. Otherwise only CPH1 must have an input clock signalapplied. Otherwise only CPH1 must have input clock applied.INHInputLoad lineThe sampled voltages are connecting to the panel at the risingedge of INH. The outputs of SHA(B) that was in sample modeare applied to the panel, whereas the SHB(A) becomes readyto samp$	Signal Name	Pin Type		
VB VC       Analog video input signal that is sampled internally and applied to the panel.         L/R       Input       Controls the display data shift direction L/R = H : STH1 input, Qa1→Qc80, STH2 output.         STH1       Bidir       Right shift start pulse L/R = H : Becomes the start pulse output pin.         STH2       Bidir       Left shift start pulse L/R = H : Becomes the start pulse output pin.         STH2       Bidir       Left shift start pulse L/R = H : Becomes the start pulse output pin.         CPH1       Input CPH2 & CPH3       Sampling clock input Refers to the analog data-sampling clock. The sampling starts at the first rising edge of CPH1 when STH1 (L/R =H) is activated.         CPH3       CPH2 & CPH3 @ TEST2 = L And MODE=HI       CPH1 can be internally divided (x3 mode) to generate internal clock signal CPH1'. The sampling can be simultaneous or sequential. In simultaneous mode, the sampling is made during CPH1 (CPH1') period for all output. In sequential mode, the sampling for Qa1→Qa80 CPH2 (CPH2') control the sampling for Qa1→Qa80 CPH2 (CPH3) control the sampling for Qa1→Qa80 CPH2 (CPH3) control the sampling for Qa1→Qa80 CPH3 (CPH3) control the sampling for Qa1→Qa80 CPH3 (CPH3) control the sampling for Qa1→Qa80 CPH3 (CPH3) control the sampling for Qa1→Qa80 CPH2 (CPH3) control the sampling for Qa1→Qa80 CPH2 (CPH3) control the sampling for Qa1→Qa80 CPH3 (CPH3) control the sa	Qb1 to Qb80 Qc1 to Qc80	Output	Each QaX, QbX or QcX correspond to one of the analog	
Dr. NL/R= H : STH1 input, Qa1 $\rightarrow$ Qc80, STH2 output. L/R= L : STH2 input, Qc80 $\rightarrow$ Qa1, STH1 output.STH1BidirRight shift start pulse L/R= H : Becomes the start pulse input pin. L/R= L : Becomes the start pulse output pin. L/RSTH2BidirLeft shift start pulse L/R= H : Becomes the start pulse output pin. L/R= L : Becomes the start pulse output pin. L/RCPH1 CPH2 CPH3Input (Pull-down CPH3Sampling clock input Refers to the analog data-sampling clock. The sampling starts at the first rising edge of CPH1 when STH1 (L/R =H) is activated. CPH1 can be internally divided (x3 mode) to generate internal clock signal CPH1'. The sampling can be simultaneous or sequential. In simultaneous mode, the sampling is made during CPH1 (CPH1') period for all output. In sequential mode, the sampling for Qa1 $\rightarrow$ Qa80 CPH3 (CPH3') control the s	VB	Input	Analog video input signal that is sampled internally and applied	
STH1       Bidir       Right shift start pulse         UR       = H : Becomes the start pulse output pin.         UR       = L : Becomes the start pulse output pin.         STH2       Bidir       Left shift start pulse         UR       = H : Becomes the start pulse output pin.         UR       = H : Becomes the start pulse output pin.         UR       = L : Becomes the start pulse input pin.         CPH1       (Pull-down         CPH3       (Pull-down         CPH4       (Pull-down         CPH4       (Pull-down         CPH3       (Pull-down         CPH4       (Pull-down         CPH4       (Pull-down         CPH4       (Pull-down         CPH4       (Pull-down         CPH4       (Pull-down         CPH4       (Pull-down         CPH1       (Chen <tr< td=""><td>L/R</td><td>Input</td><td><math>L/\overline{R} = H : STH1 \text{ input, } Qa1 \rightarrow Qc80, STH2 \text{ output.}</math></td><td></td></tr<>	L/R	Input	$L/\overline{R} = H : STH1 \text{ input, } Qa1 \rightarrow Qc80, STH2 \text{ output.}$	
STH2       Bidir       Left shift start pulse         L/R = H : Becomes the start pulse output pin.       L/R = L : Becomes the start pulse input pin.         CPH1       Input       Sampling clock input         CPH2       CPH3       Imput         @ TEST2 = L       And MODE=H       Sampling clock input         And MODE=H       CPH1 can be internally divided (x3 mode) to generate internal clock signal CPH1.         The sampling can be simultaneous or sequential.       In simultaneous mode, the sampling is made during CPH1 (CPH1') period for all output.         In sequential mode, the sampling for Qa1→Qa80       CPH4 (CPH2') control the sampling for Qa1→Qa80         CPH3 (CPH3)' control the sampling for Qc1→Qc80       CPH3 (CPH3)' control the sampling for Qc1→Qc80         When clock mode x1 and sequential is selected, the three inputs CPH1, CPH2 and CPH3 must have an input clock signal applied. Otherwise only CPH1 must have input clock applied.         INH       Input       Load line         The sampled voltages are connecting to the panel at the rising edge of INH. The outputs of SHA(B) that was in sample mode are applied to the panel, whereas the SHB(A) becomes ready to sample new values.	STH1	Bidir	Right shift start pulse L/R = H : Becomes the start pulse input pin.	
CPH2 CPH3       (Pull-down CPH2 & CPH3 @ TEST2 = L And MODE=H)       Refers to the analog data-sampling clock. The sampling starts at the first rising edge of CPH1 when STH1 (L/R =H) is activated. CPH1 can be internally divided (x3 mode) to generate internal clock signal CPH1'. The sampling can be simultaneous or sequential. In simultaneous mode, the sampling is made during CPH1 (CPH1') period for all output. In sequential mode, the sampling for Qa1→Qa80 CPH2 (CPH2') control the sampling for Qa1→Qa80 CPH3 (CPH3)' control the sampling for Qc1→Qc80 When clock mode x1 and sequential is selected, the three inputs CPH1, CPH2 and CPH3 must have an input clock signal applied. Otherwise only CPH1 must have input clock applied.         INH       Input       Load line The sampled voltages are connecting to the panel at the rising edge of INH. The outputs of SHA(B) that was in sample mode are applied to the panel, whereas the SHB(A) becomes ready to sample new values.	STH2	Bidir	Left shift start pulse $L/\overline{R}_{-} = H$ : Becomes the start pulse output pin.	
INH         Input         Load line           The sampled voltages are connecting to the panel at the rising         edge of INH. The outputs of SHA(B) that was in sample mode           are applied to the panel, whereas the SHB(A) becomes ready         to sample new values.	CPH2	(Pull-down CP <u>H2 &amp; C</u> PH3 @ TEST2 = L	Sampling clock input Refers to the analog data-sampling clock. The sampling starts at the first rising edge of CPH1 when STH1 ( $L/R = H$ ) is activated. CPH1 can be internally divided (x3 mode) to generate internal clock signal CPH1'. The sampling can be simultaneous or sequential. In simultaneous mode, the sampling is made during CPH1 (CPH1') period for all output. In sequential mode, the sampling is made according the table below : CPH1 (CPH1') control the sampling for Qa1 $\rightarrow$ Qa80 CPH2 (CPH2') control the sampling for Qb1 $\rightarrow$ Qb80 CPH3 (CPH3)' control the sampling for Qc1 $\rightarrow$ Qc80 When clock mode x1 and sequential is selected, the three inputs CPH1, CPH2 and CPH3 must have an input clock signal	
initialise the internal circuits.	INH	Input	Load line The sampled voltages are connecting to the panel at the rising edge of $\overline{INH}$ . The outputs of SHA(B) that was in sample mode are applied to the panel, whereas the SHB(A) becomes ready to sample new values. During $\overline{INH} = L$ , output level is HiZ state and this signal initialize the internal erguite	
	July 2003		- 6 - Preliminary Re	

Table 1 Pin function description

	1 -	
TEST2	Input	Input signal color rotation mode selector
	(Pull-up)	TEST2 = L: No data rotation mode.
		Input voltage of each output QaX, QbX and QcX are selected
		from VA, VB and VC according to the control signal Q1H and
		Q2H.
		Simultaneous or sequential clock mode is selected by MODE.
		TEST2 = H or open: Automatic rotation mode.
		Input voltage of each output QaX, QbX and QcX are selected
		automatically from VA, VB and VC according to the filter arrays,
		selected by the control signal Q1H and Q2H.
		Simultaneous or sequential clock mode is selected by Q1H, Q2H.
MODE	Input	Sampling mode selection
	(Pull-down	MODE = L or open: Sequentially sampling
	@ TEST2 = L)	MODE = H: Simultaneous sampling
		This signal is only usable when TEST2 = L.
Q1H	Input	Color selection input
Q2H	(Pull-down	When TEST2 = L: Q1H and Q2H select which input voltage
	@ TEST2 = L)	(VA, VB, VC) correspond to QaX, QbX, QcX outputs.
		When TEST2 =H: Q1H and Q2H select the filters array colors
		sequence. Q1H and Q2H select also simultaneous/sequential
		mode according to the equation below.
		Q1H = Q2H = 0: Simultaneous sampling
RESET	Input	Q1H =1 OR Q2H = 1: Sequential sampling Automatic color selection Initialisation
RESET	(Pull-down	Reset the system of the automatic rotation mode. To initialise
	(1  diff down) (1 $\overline{\text{TEST2}}$ = L)	the module a pulse on INH must be applied after reset.
	$\subseteq IEOIZ = L)$	
		This function is only usable when TEST2 =H. When not used
	Dowor	should be L or open.
	Power	Logic part power supply
V <sub>SS</sub>	Power	Logic part ground
	Power Power	Analog part power supply
AV <sub>SS</sub>	rowei	Analog part ground

ONFIDENTIAL Pr Preliminary Rev. 0.1

### 6. FUNCTIONAL DESCRIPTION

#### 6.1 Operation Timing



Fig. 3 Operation timing diagram

The start condition is initiated by applying a start pulse to the enable input pin (STH1 when L/R =VDD) at the beginning of each line on the first chip. During the next 80 CPH1 rising edges, this source driver sample 80 times 3 display input voltage (3 RGB dot x 80 pixels). After sampling the 80<sup>th</sup> group of input voltages, it activates the enable output signal (STH2 when L/R = VDD) to enable the following chip. As soon as the loading of the input voltage is achieved for a complete line, the controller activates the INH signal to force the 240 output buffers in a high impedance state. Then the outputs of SHA(B) that were in sample mode are applied to the output buffers , whereas the SHB(A) becomes ready to sample new values. Finally, at the rising edge of INH, the 240 output buffers drive the sample voltages to the panel.

NFIDENTIAL Preliminary Rev. 0.1

### 6.2 Sampling Modes

Simultaneous/Sequential and x1/x3 sampling modes provide 4 different ways to sample input voltages. Simultaneous/Sequential selection mode is described on the table below.

#### Table 2. Simultaneous Sequential selection table

When TEST2 =L	When TEST2 =H	Sampling Mode	
Mode=H	Q1H=Q2H=L	Simultaneous	
Mode=L	Q1H=H OR Q2H =H	Sequential	

Table 3. x1 x3 clock selection table

Sampling Mode	CPH1	CPH2	CPH3	Clock
				division
Simultaneous	Clock IN	L	L	x1
Sequential	Clock IN	Clock IN	Clock IN	XI
Simultaneous	Clock IN	L	Н	¥2
Sequential	Clock IN	L	Н	x3

All diagram below describe the 4 clock modes, voltage correspondence are:

VA -> QAX, VB -> QBX, VC -> QCX.

Ax, Bx, Cx correspond to the sample values for the outputs QAx, QBx, QCx.





Each input is sampled simultaneously synchronised with CPH1 rising edge. Output enable signal is generated at the falling edge of the 80<sup>th</sup> period of CPH1 since the start pulse.

July 2003

### EK7606C





Each input is sampled sequentially synchronised with the associated rising edge of the corresponding clock. CPH1 controls the sample for QAx outputs, CPH2 controls the sample for QBx outputs and CPH3 controls the sample for QCx outputs.

Output enable signal is generated at the falling edge of the 80<sup>th</sup> period of CPH1 since the start pulse.

NFIDENTIAL Preliminary Rev. 0.1





Each input is sampled simultaneously synchronised with CPH1' rising edge. CPH1' is generated from CPH1 (Frequency divided by 3).

Output enable signal is generated at the falling edge of the 80<sup>th</sup> period of CPH1' since the start pulse.

NFIDENTIAL Preliminary Rev. 0.1

### EK7606C



Fig. 7 x3 sequential sampling mode

Each input is sampled sequentially synchronised with the associated rising edge of the corresponding clock. CPH1' controls the sample for QAx outputs, CPH2' controls the sample for QBx outputs and CPH3' controls the sample for QCx outputs.

CPH1', CPH2' and CPH3' are generated from CPH1 (Frequency divided by 3). The three clocks have one CPH1 period phase shift between them.

Output enable signal is generated at the falling edge of the 80<sup>th</sup> period of CPH1' since the start pulse.

NFIDENTIAL Preliminary Rev. 0.1

#### 6.3 Color mode selection

According to the signal description table, the color mode selection is separated in two modes. No rotation mode and automatics rotation mode.

### No rotation mode

This mode is selected by  $\overline{\text{TEST2}}$  = L. When no rotation mode is selected, Q1H and Q2H control the color selection in order to the table below.

Table 4. No rotation mode color selection table

Q1H	Q2H	QA	QB	QC
L	L	VA	VB	VC
L	Н	VC	VA	VB
Н	Х	VB	VC	VA

The sample circuit SHA(B) get the value according to the table above.

For example, when Q1H = Q2H = L, the sample circuit SHA(B) for the outputs Qax sample VA and the next INH pulse this sample voltage is put to the panel.

#### Automatic rotation mode

This mode is selected by TEST2 = H. It allows the chip to select automatically the color in function of the panel color filter and the chips location on the panel (single bank or dual bank). Single bank mean that all the source drivers are on one side of the panel. Dual bank means that one group of source drivers is in the top of the panel and one at the bottom of the panel and they drive columns alternatively.

### **Table 5.** Automatic rotation mode panel selection table

Q1H	Q2H	Color array	Chip location
L	L	Vertical Stripe	Single bank
L	Н	Delta	Single bank
Н	Х	Delta	Dual bank

In this mode, the color selection has a cycle of two lines. A pulse on RESET and after an activation of INH initialises this sequence (figure below).

RESET					
INH					
Sample	χ	1 <sup>st</sup> line sampling	2 <sup>nd</sup> line sampling	g )	= riAl
Q <sub>A1</sub> to Q <sub>C80</sub>	X		1 <sup>st</sup> line (Odd)	2 <sup>nd</sup> line (Even	

Fig. 8 Automatic rotation mode initialisation sequence

In automatic rotation mode, the color is selected automatically for Odd and Even line.

July 2003

Preliminary Rev. 0.1

#### Vertical stripe array

This mode is selected by Q1H = Q2H = L and TEST2 =H.

The characteristics of this panel configuration are:

- Each column is associated with one color.
- One bank of source driver.

	Q1H = L Q2H = L VA = R VB = B VC = G				I	EK760	06C				
	QA1	QB1	QC1	QA2	QB2	QC2	//	QC79	QA80	QB80	QC80
		Ļ		Ļ	-						
1 <sup>st</sup> line	R(VA)	B(VB)	G(VC)	R	В	G		G	R	В	G
2 <sup>nd</sup> line	R(VA)	B(VB)	G(VC)	R	В	G		G	R	В	G
3 <sup>rd</sup> line	R	В	G	R	В	G		G	R	В	G
4 <sup>th</sup> line	R	В	G	R	В	G		G	R	В	G

Fig. 9 Vertical stripe array panel configuration

The figure shows, for this mode, that there is only one case of color:

 Table 6.
 Vertical stripe array color selection table

Line	QA	QB	QC
Odd	VA	VB	VC
Even	VA	VB	VC

ONFIDENTIAL Preliminary Rev. 0.1

#### Single bank delta array

This mode is selected by Q1H = L, Q2H = H and TEST2 = H.

The characteristics of this panel configuration are:

- Each column is share between two colors.
- One bank of source driver.





The colors are switched between Odd and Even line:

Table 7. Single bank delta array color selection table

Line	QA	QB	QC
Odd	VA	VB	VC
Even	VB	VC	VA

NFIDENTIAL Preliminary Rev. 0.1

**EK7606C** 

### Dual bank delta array

This mode is selected by Q1H = H, Q2H = H and TEST2 = H.

The characteristics of this panel configuration are:

- Each column is share between two colors.
- Two bank of source driver (top and bottom of the panel).



Fig. 11 Dual bank delta array panel configuration

The colors are switched between Odd and Even line and depend also on  $L/\overline{R}$ :

 Table 8.
 Dual bank delta array color selection table

L/R	Line	QA	QB	QC
	Odd	VB	VC	VA
н	Even	VA	VB	VC
	Odd	VA	VB	VC
L	Even	VB	VC	VA

NFIDENTIAL Preliminary Rev. 0.1

**EK7606C** 

### EK7606C

#### **Colors selection resuming**

The table below resume 3 different color cases:

#### **Table 9.**RGB Color selection case

Case	QA	QB	QC
1	VA	VB	VC
2	VC	VA	VB
3	VB	VC	VA

The table below resume all color selection modes:

 Table 10.
 Colors selection resuming table

Q1H	Q2H	Q2H	Q2H	Q2H	Q2H	Q2H	Q2H	Q2H	Q2H IR	LR	When	When TEST2=H		
<b>~</b>	Q		TEST2 =L	Odd line	Even line									
L	L	Х	1	1	1									
L	Н	Х	2	1	3									
Н	Н	L	3	1	3									
Н	Н	Н	3	3	1									

#### 6.4 Relationship between INH and output waveform

At INH rising edge, the sample voltages are output on the panel. As long as INH is active, the 240 output buffers are forced in a high impedance state.



Fig. 12 INH timing diagram

NFIDENTIAL Preliminary Rev. 0.1

### 7. ABSOLUTE MAXIMUM RATINGS

### 7.1 Absolute maximum ratings

Table 11. Absolute maximum rating (VSS = AVSS = 0 V)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V <sub>DD</sub>	-0.5 to +7.0V	V
Analog Part Supply Voltage	AV <sub>DD</sub>	-0.5 to +7.0V	V
Logic Part Input Voltage	V <sub>I1</sub>	-0.5 to VDD + 0.5	V
Video Input Voltage	V <sub>I2</sub>	-0.5 to AVDD + 0.5	V
Logic Part Output Voltage	V <sub>O1</sub>	-0.5 to VDD + 0.5	V
Driver Part Output Voltage	V <sub>O2</sub>	-0.5 to AVDD + 0.5	V
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C

Caution: If the absolute maximum rating of even one of the above parameters is exceeded even

momentarily, the quality of the product may be degraded. Absolute maximum rating, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum rating.

### 7.2 Recommended operating range

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Logic Part Supply Voltage	V <sub>DD</sub>		2.7		5.25	V
Analog Part Supply Voltage	AV <sub>DD</sub>		4.5		5.5	V
/ideo Input Voltage	V <sub>VIDEO</sub>		AV <sub>SS</sub> + 0.2		AV <sub>DD</sub> - 0.2	V
Operating Ambient Temperature	TA		-30		75	°C
Maximum Clock Frequency	F <sub>СРН</sub>	X1 Mode			10	MHz
	• СРН	X3 Mode			25	MHz
INH period	T <sub>INH</sub>			64	200	μs
					NFI	DE
July 2003		- 18 -		C	Prelimi	narv R

Table 12. Recommended operating range (VSS = AVSS = 0 V)

### 8. ELECTRICAL CHARACTERISTICS

#### 8.1 DC characteristics

#### Table 13. DC characteristics

 $(T_{A}$ = -30 to +75°C,  $V_{DD}$ = 2.7V to 5.25V,  $AV_{DD}$ = 4.5V to 5.5V,  $V_{SS}$ = $AV_{SS}$ =0V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic High-level Input Voltage	V <sub>DIH</sub>		0.7*V <sub>DD</sub>		V <sub>DD</sub>	V
Logic Low-level Input Voltage	V <sub>DIL</sub>		0.0		0.3*V <sub>DD</sub>	V
Logic Input Leakage Current	I <sub>LIL</sub>				±1.0	μA
Video Input Leakage Current	I <sub>VIL</sub>				±1.0	μA
Logic High-level Output Voltage	V <sub>OH</sub>	STH1(STH2), I <sub>OH</sub> =0mA	V <sub>DD</sub> - 0.1			V
Logic Low-level Output Voltage	V <sub>OL</sub>	STH1(STH2), I <sub>OL</sub> =0mA			0.1	V
Output Voltage Range	V <sub>0</sub>		0.2		AV <sub>DD</sub> - 0.2	V
Output Voltage Deviation	$\Delta V_0$	Note 1			±20	mV
Logic Part Dynamic Current Consumption	I <sub>DD</sub>	Note 2			0.8	mA
Driver Part Dynamic Current Consumption	I <sub>ADD</sub>	Note 3			3.0	mA

Note 1: Deviation between input voltage and output value. Voltage on the output pin 30us after

the rinsing edge of  $\overline{\text{INH}}$ . V<sub>VIDEO</sub>= 0.2V to AV<sub>DD</sub>-0.2V.

- Note 2:  $F_{CPH}=10MHz$ , X1 Simultaneous Clock Mode,  $T_{INH}=63\mu s$ ,  $T_{IWL} = 5us$ , No load.
- Note 3: Video input =  $AV_{DD}/2$ , No Load.

MFIDENTIAL Preliminary Rev. 0.1

### EK7606C

### 8.2 AC characteristics

### Table 14. AC characteristics

### (T<sub>A</sub>= -30 to +75°C, V<sub>DD</sub>= 2.7V to 5.25V, V<sub>SS</sub>=AV<sub>SS</sub>=0V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Period	T <sub>CP</sub>	x1 Mode	100			ns
	· Gr	x3 Mode	40			ns
Clock high-level width	Т <sub>сwн</sub>	x1 Mode	40			ns
	· CWH	x3 Mode	15			ns
Clock low-level width	T <sub>CWL</sub>	x1 Mode	40			ns
	CWL	x3 Mode	15			ns
Delay time Between Clocks	T <sub>C12</sub> , T <sub>C23</sub>	x1 Sequential Mode	15		1/2*T <sub>CP</sub>	ns
STH Setup Time	T <sub>SS</sub>		10			ns
STH Hold Time	Т <sub>SH</sub>		10			ns
RESET Pulse Width	T <sub>WR</sub>		100			ns
RESET-INH Timing	T <sub>RST-INH</sub>		100			ns
INH high-level width	T <sub>IWH</sub>		30			μs
INH low-level width	T <sub>IWL</sub>		100			ns
INH -STH Timing	T <sub>INH-STH</sub>		TBD			ns
STH Pulse Delay Time	T <sub>SD</sub>	C <sub>L</sub> =20pF			20	ns
Driver Output Delay Time	T <sub>DD</sub>	$C_L$ =25pF, $R_L$ =25k $\Omega$		12	20	μs

ONFIDENTIAL Preliminary Rev. 0.1

### 8.3 Timing chart

Unless otherwise specified, the input level is defined to  $V_{\text{IH}}$  = 0.7  $V_{\text{DD}},\,V_{\text{IL}}$  = 0.3  $V_{\text{DD}}$ 

### x1 Mode



### x3 Mode







Preliminary Rev. 0.1

### 9. RECOMMANDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the EK7606C.

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

### EK7606C : (COF Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C : heating for 2 to 3
		Seconds : pressure 100g (per solder)
	ACF (Anisotropic	Temporary bonding 70 to 100°C : pressure 3 to
	Conductive Film)	8 kg/cm <sup>2</sup> : time 3 to 5 seconds.
		Real bonding 165 to 180°C : pressure 25 to 45
		Kg/cm <sup>2</sup> : time 30 to 40 seconds.

### **10. DEFINITIONS**

#### 10.1 Date sheet status and application information

Data sheet status						
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	cation This data sheet contains final product specifications.					
Application information						
Where application informat	Where application information is given, it is advisory and does not form part of the specification.					

#### 10.2 Life support application

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Eureka customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Eureka for any damages resulting from such improper use or sale.

ONFIDENTIAL Preliminary Rev. 0.1