




HIGH-SPEED 3.3V 16K x 16 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

IDT70V9269S/L

Features:

- ♦ True Dual-Ported memory cells which allow simultaneous access of the same memory location
- ♦ High-speed clock to data access
 - Commercial: 9/12/15ns (max.)
- ♦ Low-power operation
 - IDT70V9269S
 - Active: 429mW (typ.)
 - Standby: 3.3mW (typ.)
 - IDT70V9269L
 - Active: 429mW (typ.)
 - Standby: 1.32mW (typ.)
- ♦ Flow-through or Pipelined output mode on either port via the $\overline{\text{FT}}/\text{PIPE}$ pin
- ♦ Counter enable and reset features
- ♦ Dual chip enables allow for depth expansion without additional logic
- ♦ Full synchronous operation on both ports
 - 4ns setup to clock and 1ns hold on all Control, data, and address inputs
 - Data input, address, and control registers
 - Fast 9ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 15ns cycle time, 66MHz operation in Pipelined output mode
- ♦ Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- ♦ LVTTTL-compatible, single 3.3V ($\pm 0.3\text{V}$) power supply
- ♦ Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available for selected speeds
- ♦ Available in a 128-pin Thin Quad Flatpack (TQFP) package

Functional Block Diagram



3752 drw 01

JANUARY 2001

The IDT70V9269 is a high-speed 16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address in-puts provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9269 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{CE_0}$ and CE_1 , permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 429mW of power.

70V9269PRF
PK-128(4)

128-Pin TQFP
Top View(5)

Pinout details (Top View):

- Pin 1: N/C
- Pin 2: N/C
- Pin 3: N/C
- Pin 4: N/C
- Pin 5: A9R
- Pin 6: A8R
- Pin 7: A7R
- Pin 8: A6R
- Pin 9: A5R
- Pin 10: A4R
- Pin 11: A3R
- Pin 12: A2R
- Pin 13: A1R
- Pin 14: A0R
- Pin 15: NC
- Pin 16: $\overline{\text{CNTEN}}_R$
- Pin 17: CLK_R
- Pin 18: $\overline{\text{ADS}}_R$
- Pin 19: GND
- Pin 20: VCC
- Pin 21: $\overline{\text{ADSL}}$
- Pin 22: CLK_L
- Pin 23: $\overline{\text{CNTEN}}_L$
- Pin 24: NC
- Pin 25: A0L
- Pin 26: A1L
- Pin 27: A2L
- Pin 28: A3L
- Pin 29: A4L
- Pin 30: A5L
- Pin 31: A6L
- Pin 32: A7L
- Pin 33: A8L
- Pin 34: A9L
- Pin 35: N/C
- Pin 36: N/C
- Pin 37: N/C
- Pin 38: N/C
- Pin 39: A10L
- Pin 40: A11L
- Pin 41: A12L
- Pin 42: A13L
- Pin 43: N/C
- Pin 44: N/C
- Pin 45: N/C
- Pin 46: N/C
- Pin 47: LBL
- Pin 48: UBL
- Pin 49: $\overline{\text{CE}}_0L$
- Pin 50: $\overline{\text{CE}}_1L$
- Pin 51: $\overline{\text{CNT}}_R\text{STL}$
- Pin 52: VCC
- Pin 53: GND
- Pin 54: R/WL
- Pin 55: OEL
- Pin 56: FT/PIPEL
- Pin 57: GND
- Pin 58: I/O15L
- Pin 59: I/O14L
- Pin 60: I/O13L
- Pin 61: I/O12L
- Pin 62: VCC
- Pin 63: GND
- Pin 64: I/O11L
- Pin 65: I/O10L
- Pin 66: I/O9L
- Pin 67: VCC
- Pin 68: N/C
- Pin 69: I/O8L
- Pin 70: N/C
- Pin 71: VCC
- Pin 72: I/O7L
- Pin 73: I/O6L
- Pin 74: I/O5L
- Pin 75: I/O4L
- Pin 76: GND
- Pin 77: I/O3L
- Pin 78: I/O2L
- Pin 79: GND
- Pin 80: I/O1L
- Pin 81: I/O0L
- Pin 82: VCC
- Pin 83: GND
- Pin 84: I/O0R
- Pin 85: I/O1R
- Pin 86: I/O2R
- Pin 87: I/O3R
- Pin 88: VCC
- Pin 89: I/O4R
- Pin 90: I/O5R
- Pin 91: I/O6R
- Pin 92: VCC
- Pin 93: I/O7R
- Pin 94: N/C
- Pin 95: N/C
- Pin 96: I/O8R
- Pin 97: N/C
- Pin 98: I/O9R
- Pin 99: GND
- Pin 100: I/O10R
- Pin 101: I/O11R
- Pin 102: I/O12R
- Pin 103: VCC
- Pin 104: VCC
- Pin 105: I/O13R
- Pin 106: I/O14R
- Pin 107: I/O15R
- Pin 108: GND
- Pin 109: FT/PIPER
- Pin 110: OER
- Pin 111: R/WR
- Pin 112: GND
- Pin 113: VCC
- Pin 114: $\overline{\text{CNT}}_R\text{STR}$
- Pin 115: $\overline{\text{CE}}_1R$
- Pin 116: $\overline{\text{CE}}_0R$
- Pin 117: UBR
- Pin 118: LBR
- Pin 119: N/C
- Pin 120: N/C
- Pin 121: N/C
- Pin 122: N/C
- Pin 123: N/C
- Pin 124: N/C
- Pin 125: A13R
- Pin 126: A12R
- Pin 127: A11R
- Pin 128: A10R

3752 drw 02

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 14mm x 20mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}$, CE1L	$\overline{CE}_{0R}$, CE1R	Chip Enables
R/ $\overline{WL}$	R/ $\overline{WR}$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
CLKL	CLKR	Clock
$\overline{UB}_L$	$\overline{UB}_R$	Upper Byte Select
$\overline{LB}_L$	$\overline{LB}_R$	Lower Byte Select
$\overline{ADS}_L$	$\overline{ADS}_R$	Address Strobe Enable
$\overline{CNTEN}_L$	$\overline{CNTEN}_R$	Counter Enable
$\overline{CNTRST}_L$	$\overline{CNTRST}_R$	Counter Reset
$\overline{FT}/PIPEL$	$\overline{FT}/PIPER$	Flow-Through / Pipeline
VCC		Power
GND		Ground

3752 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

$\overline{OE}$	CLK	$\overline{CE}_0$	CE1	$\overline{UB}$	$\overline{LB}$	R/ $\overline{W}$	Upper Byte I/O8-15	Lower Byte I/O0-7	MODE
X	↑	H	X	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	X	L	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	L	H	H	H	X	High-Z	High-Z	Both Bytes Deselected
X	↑	L	H	L	H	L	DATA _{IN}	High-Z	Write to Upper Byte Only
X	↑	L	H	H	L	L	High-Z	DATA _{IN}	Write to Lower Byte Only
X	↑	L	H	L	L	L	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	↑	L	H	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	↑	L	H	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	↑	L	H	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
H	↑	L	H	L	L	X	High-Z	High-Z	Outputs Disabled

NOTES:

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
- $\overline{ADS}$, $\overline{CNTEN}$, $\overline{CNTRST}$ = X.
- $\overline{OE}$ is an asynchronous input signal.

3752 tbl 02

Truth Table II—Address Counter Control^(1,2)

Address	Previous Address	Addr Used	CLK	$\overline{\text{ADS}}$	$\overline{\text{CNTEN}}$	$\overline{\text{CNRST}}$	I/O ⁽³⁾	MODE
X	X	0	↑	X	X	L	D _{IO} (0)	Counter Reset to Address 0
A _n	X	A _n	↑	L ⁽⁴⁾	X	H	D _{IO} (n)	External Address Loaded into Counter
A _n	A _p	A _p	↑	H	H	H	D _{IO} (p)	External Address Blocked—Counter disabled (A _p reused)
X	A _p	A _p + 1	↑	H	L ⁽⁵⁾	H	D _{IO} (p+1)	Counter Enabled—Internal Address generation

NOTES:

3752 tbl 03

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
- $\overline{\text{CE}}_0$, $\overline{\text{LB}}$, $\overline{\text{UB}}$, and $\overline{\text{OE}}$ = V_{IL}; CE₁ and R $\overline{\text{W}}$ = V_{IH}.
- Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- $\overline{\text{ADS}}$ is independent of all other signals including $\overline{\text{CE}}_0$, CE₁, $\overline{\text{UB}}$ and $\overline{\text{LB}}$.
- The address counter advances if $\overline{\text{CNTEN}}$ = V_{IL} on the rising edge of CLK, regardless of all other signals including $\overline{\text{CE}}_0$, CE₁, $\overline{\text{UB}}$ and $\overline{\text{LB}}$.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V
Industrial	-40°C to +85°C	0V	3.3V ± 0.3V

3752 tbl 04

NOTE:

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- This is the parameter T_A. This is the "instant on" case temperature.

Recommend DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	V _{CC} +0.3V ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

3752 tbl 05

NOTES:

- V_{IL} ≥ -1.5V for pulse width less than 10 ns.
- V_{TERM} must not exceed V_{CC} + 0.3V.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	50	mA

3752 tbl 06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of V_{TERM} ≥ V_{CC} + 0.3V.

Capacitance⁽¹⁾ (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	9	pF
C _{OUT} ⁽³⁾	Output Capacitance	V _{OUT} = 3dV	10	pF

3752 tbl 07

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- C_{OUT} also references C_{I/O}.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Conditions	70V9269S		70V9269L		Unit
			Min.	Max.	Min.	Max.	
$ I_{IL} $	Input Leakage Current ⁽¹⁾	$V_{CC} = 3.6V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
$ I_{LO} $	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = +4mA$	—	0.4	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

3752 tbl 08

NOTE:

- At $V_{CC} \leq 2.0V$ input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(3,6,7) ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V9269X9 Com'l Only		70V9269X12 Com'l Only		70V9269X15 Com'l Only		Unit
				Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	
I_{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$, Outputs Disabled, $f = f_{MAX}$ ⁽¹⁾	COM'L S	180	260	150	240	130	220	mA
			IND S	180	225	150	205	130	185	
I_{SB1}	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $f = f_{MAX}$ ⁽¹⁾	COM'L S	50	75	40	65	30	55	mA
			IND S	50	65	40	50	30	35	
I_{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}_A = V_{IL}$ and $\overline{CE}_B = V_{IH}$ ⁽⁶⁾ Active Port Outputs Disabled, $f = f_{MAX}$ ⁽¹⁾	COM'L S	110	170	100	160	90	150	mA
			IND S	110	150	100	140	90	130	
I_{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0$ ⁽²⁾	COM'L S	1.0	5	1.0	5	1.0	5	mA
			IND S	0.4	3	0.4	3	0.4	3	
I_{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}_A < 0.2V$ and $\overline{CE}_B \geq V_{CC} - 0.2V$ ⁽⁶⁾ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, Active Port, Outputs Disabled, $f = f_{MAX}$ ⁽¹⁾	COM'L S	100	160	90	150	80	140	mA
			IND S	100	140	90	130	80	120	

3752 tbl 09


NOTES:

- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of $1/t_{CYC}$, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$ means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{CC} = 3.3V, T_A = 25^\circ C$ for Typ, and are not production tested. $I_{CC DC}(f=0) = 90mA$ (Typ).
- $\overline{CE}_X = V_{IL}$ means $\overline{CE}_{0X} = V_{IL}$ and $CE_{1X} = V_{IH}$
 $\overline{CE}_X = V_{IH}$ means $\overline{CE}_{0X} = V_{IH}$ or $CE_{1X} = V_{IL}$
 $\overline{CE}_X \leq 0.2V$ means $\overline{CE}_{0X} \leq 0.2V$ and $CE_{1X} \geq V_{CC} - 0.2V$
 $\overline{CE}_X \geq V_{CC} - 0.2V$ means $\overline{CE}_{0X} \geq V_{CC} - 0.2V$ or $CE_{1X} \leq 0.2V$
 'X' represents "L" for left port or "R" for right port.
- 'X' in part number indicates power rating (S or L).
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

AC Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

3752 tbl 10




3752 drw 03

Figure 1. AC Output Test load.



3752 drw 04

Figure 2. Output Test Load
(For tCKLZ, tCKHZ, tOLZ, and tOHZ).
*Including scope and jig.



3752 drw 05

Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4,5) ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^\circ C$ to $+70^\circ C$)


Symbol	Parameter	70V9269X9 Com'l Only		70V9269X12 Com'l Only		70V9269X15 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC1}	Clock Cycle Time (Flow-Through) ⁽²⁾	25	—	30	—	35	—	ns
t _{CYC2}	Clock Cycle Time (Pipelined) ⁽²⁾	15	—	20	—	25	—	ns
t _{CH1}	Clock High Time (Flow-Through) ⁽²⁾	12	—	12	—	12	—	ns
t _{CL1}	Clock Low Time (Flow-Through) ⁽²⁾	12	—	12	—	12	—	ns
t _{CH2}	Clock High Time (Pipelined) ⁽²⁾	6	—	8	—	10	—	ns
t _{CL2}	Clock Low Time (Pipelined) ⁽²⁾	6	—	8	—	10	—	ns
t _r	Clock Rise Time	—	3	—	3	—	3	ns
t _f	Clock Fall Time	—	3	—	3	—	3	ns
t _{SA}	Address Setup Time	4	—	4	—	4	—	ns
t _{HA}	Address Hold Time	1	—	1	—	1	—	ns
t _{SC}	Chip Enable Setup Time	4	—	4	—	4	—	ns
t _{HC}	Chip Enable Hold Time	1	—	1	—	1	—	ns
t _{SW}	R/W Setup Time	4	—	4	—	4	—	ns
t _{HW}	R/W Hold Time	1	—	1	—	1	—	ns
t _{SD}	Input Data Setup Time	4	—	4	—	4	—	ns
t _{HD}	Input Data Hold Time	1	—	1	—	1	—	ns
t _{SAD}	$\overline{ADS}$ Setup Time	4	—	4	—	4	—	ns
t _{HAD}	$\overline{ADS}$ Hold Time	1	—	1	—	1	—	ns
t _{SCN}	$\overline{CNTEN}$ Setup Time	4	—	4	—	4	—	ns
t _{HCN}	$\overline{CNTEN}$ Hold Time	1	—	1	—	1	—	ns
t _{SRST}	$\overline{CNTRST}$ Setup Time	4	—	4	—	4	—	ns
t _{HRST}	$\overline{CNTRST}$ Hold Time	1	—	1	—	1	—	ns
t _{OE}	Output Enable to Data Valid	—	12	—	12	—	15	ns
t _{OLZ}	Output Enable to Output Low-Z ⁽¹⁾	2	—	2	—	2	—	ns
t _{OHZ}	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
t _{CD1}	Clock to Data Valid (Flow-Through) ⁽²⁾	—	20	—	25	—	30	ns
t _{CD2}	Clock to Data Valid (Pipelined) ⁽²⁾	—	9	—	12	—	15	ns
t _{DC}	Data Output Hold After Clock High	2	—	2	—	2	—	ns
t _{CKHZ}	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
t _{CKLZ}	Clock High to Output Low-Z ⁽¹⁾	2	—	2	—	2	—	ns
Port-to-Port Delay								
t _{OWDD}	Write Port Clock High to Read Data Delay	—	35	—	40	—	50	ns
t _{CCS}	Clock-to-Clock Setup Time	—	15	—	15	—	20	ns

NOTES:

70V9269 tbl 11


- Transition is measured 0mV from Low or High-Impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
- The Pipelined output parameters (t_{CYC2}, t_{CD2}) apply to either or both left and right when $\overline{FT}/PIPE = V_{IH}$. Flow-through parameters (t_{CYC1}, t_{CD1}) apply when $\overline{FT}/PIPE = V_{IL}$ for that port.
- All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ($\overline{OE}$) and $\overline{FT}/PIPE$.
- 'X' in part number indicates power rating (S or L).
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Read Cycle for Flow-through Output on Either Port ($\overline{FT}/PIPEX = V_{IL}$)⁽³⁾



3752 drw 06

Timing Waveform of Read Cycle for Pipelined Operation on Either Port ($\overline{FT}/PIPEX = V_{IH}$)⁽³⁾




3752 drw 07


NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. $\overline{OE}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3. $\overline{ADS} = V_{IL}$, $\overline{CNTEN}$ and $\overline{CNTRST} = V_{IH}$.
4. The output is disabled (High-Impedance state) by $\overline{CE0} = V_{IH}$, $\overline{CE1} = V_{IL}$, $\overline{UB} = V_{IH}$, or $\overline{LB} = V_{IH}$ following the next rising edge of the clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
6. If $\overline{UB}$ or $\overline{LB}$ was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Q_{n+2} would be disabled (High-Impedance state).

Timing Waveform of a Multi-device Pipelined Read^(1,2)




Timing Waveform of Left Port Write to Flow-through Right Port Read^(4,5)




NOTES:

1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V9269 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. $\overline{UB}$, $\overline{LB}$, $\overline{OE}$, and $\overline{ADS} = V_{IL}$; $CE1(B1)$, $CE1(B2)$, $R/\overline{W}$, $\overline{CNTEN}$, and $\overline{CNTRST} = V_{IH}$.
3. Transition is measured 0mV from Low or High-Impedance voltage with the Output Test Load (Figure 2).
4. $\overline{CE0}$, $\overline{UB}$, $\overline{LB}$, and $\overline{ADS} = V_{IL}$; $CE1$, $\overline{CNTEN}$, and $\overline{CNTRST} = V_{IH}$.
5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
6. If $t_{CCS} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for t_{CWDD} .
If $t_{CCS} >$ maximum specified, then data from right port READ is not valid until $t_{CCS} + t_{CD1}$. t_{CWDD} does not apply in this case.

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled)⁽³⁾




NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. $\overline{CE_0}$, $\overline{UB}$, $\overline{LB}$, and $ADS = V_{IL}$; CE_1 , $CNTEN$, and $CNTRST = V_{IH}$. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since $ADS = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-through Read-to-Write-to-Read ($\overline{\text{OE}} = \text{V}_{\text{IL}}$)⁽³⁾




Timing Waveform of Flow-through Read-to-Write-to-Read ($\overline{\text{OE}}$ Controlled)⁽³⁾




NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. $\overline{CE_0}$, $\overline{UB}$, $\overline{LB}$, and $\overline{ADS} = V_{IL}$; $\overline{CE_1}$, $\overline{CNTEN}$, and $\overline{CNTRST} = V_{IH}$.
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-through Read with Address Counter Advance⁽¹⁾



NOTES:

1. $\overline{CE_0}$, $\overline{OE}$, $\overline{UB}$, and $\overline{LB} = V_{IL}$; $\overline{CE_1}$, $\overline{RW}$, and $\overline{CNTRST} = V_{IH}$.
2. If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address, i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.

The diagram shows the timing relationship between several signals during a write operation:

- CLK**: Clock signal with periods t_{CH2} and t_{CL2} .
- ADDRESS**: External address signal A_n with setup t_{SA} and hold t_{HA} times relative to the clock.
- INTERNAL ADDRESS**: Internal address signal showing a sequence from $A_n^{(7)}$ to $A_n + 4$.
- ADS**: Address strobe signal with setup t_{SD} and hold t_{HD} times relative to the clock.
- CNTEN⁽⁷⁾**: Counter enable signal, active during the counter hold phase.
- DATA_{IN}**: Data input signal D_n with setup t_{SD} and hold t_{HD} times relative to the clock.

The operation sequence is divided into four phases:

- WRITE EXTERNAL ADDRESS**: Initial setup and address strobe.
- WRITE WITH COUNTER**: Address and data are written using the counter.
- COUNTER HOLD**: Counter is held steady while data is written.
- WRITE WITH COUNTER**: Final write operation using the counter.

3752 dnw 16

The timing diagram for the 74VHC163 4-bit binary counter shows the following signals and timing parameters:

- CLK**: Clock signal. Timing parameters: t_{CYC2} (clock cycle), t_{CH2} (clock high), t_{CL2} (clock low).
- ADDRESS**: Address bus. Data values: A_n , $A_n + 1$, $A_n + 2$. Timing parameters: t_{SA} (setup), t_{HA} (hold).
- INTERNAL ADDRESS**: Internal address bus. Data values: $A_x^{(6)}$, 0, 1, A_n , $A_n + 1$.
- R/W**: Read/Write control signal. Timing parameters: t_{SW} (setup), t_{HW} (hold).
- ADS**: Address Strobe signal. Timing parameters: t_{SAD} (setup), t_{HAD} (hold).
- CNTEN**: Counter Enable signal. Timing parameters: t_{SCN} (setup), t_{HCN} (hold).
- CNTRST**: Counter Reset signal. Timing parameters: t_{SRST} (setup), t_{HRS} (hold).
- DATAin**: Data input bus. Data value: D_0 . Timing parameters: t_{SD} (setup), t_{HD} (hold).
- DATAout**: Data output bus. Data values: Q_0 , Q_1 , Q_n . Timing parameter: t_Q (output delay).

The diagram illustrates the sequence of operations: COUNTER RESET, WRITE ADDRESS 0, READ ADDRESS 0, READ ADDRESS 1, READ ADDRESS n, and READ ADDRESS n+1.

7. CNTEN = VI_i advances Internal Address from 'An' to 'An + 1'. The transition show indicates the time required for the counter to advance. The 'An + 1' Address is written to during this cycle.

Functional Description

The IDT70V9269 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on $\overline{CE_0}$ or a LOW on CE_1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple Chip Enables allow easier banking of multiple IDT70V9269's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{CE_0}$ LOW and CE_1 HIGH to re-activate the outputs.

Depth and Width Expansion

The IDT70V9269 features dual chip enables (refer to Truth Table 1) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9269 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.




Figure 4. Depth and Width Expansion with IDT70V9269

Ordering Information

IDT	XXXXX	A	99	A	A	
	Device Type	Power	Speed	Package	Process/ Temperature Range	
					Blank I ⁽¹⁾	Commercial (0°C to +70°C) Industrial (-40°C to +85°C)
					PRF	128-pin TQFP (PK128-1)
					9 12 15	Commercial Only Commercial Only Commercial Only
					S L	Standard Power Low Power
						70V9269 256K (16K x 16-Bit) Synchronous Dual-Port RAM

NOTE:

1. Industrial temperature range is available.
For specific speeds, packages and powers contact your sales office.

3752 drw 19

Datasheet Document History

1/12/99:	Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Added additional notes to pin configurations Page 14 Added Depth and Width Expansion section
6/15/99:	Page 4 Deleted note 6 for Table II
8/20/99:	Fixed Pin Configuration
4/4/00:	Replaced IDT logo Added $\overline{FT}/PIPE$ to left port Changed $\pm 200mV$ to 0mV in notes
1/17/01:	Page 4 Changed information in Truth Table II Increased storage temperature parameters Clarified TA parameter Page 5 DC Electrical parameters—changed wording from "open" to "disabled" Removed Preliminary status



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com

for Tech Support:
 831-754-4613
 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.