



Integrated Device Technology, Inc.

## 16 x 16 PARALLEL CMOS MULTIPLIERS

IDT7216L  
IDT7217L

### FEATURES:

- 16 x 16 parallel multiplier with double precision product
- 16ns clocked multiply time
- Low power consumption: 120mA
- Produced with advanced submicron CMOS high performance technology
- IDT7216L is pin- and function compatible with TRW MPY016H/K and AMD Am29516
- IDT7217L requires a single clock with register enables making it pin- and function compatible with AMD Am29517
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Input and output directly TTL-compatible
- Three-state output
- Available in Top Braze, DIP, PLCC, Flatpack and Pin Grid Array
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86873 is listed on this function for IDT7216 and Standard Military Drawing #5962-87686 is listed for this function for IDT7217.
- Speeds available: Commercial: L16/20/25/35/45/55/65  
Military: L20/25/30/40/55/65/75

### DESCRIPTION:

The IDT7216/IDT7217 are high-speed, low-power 16 x 16-bit multipliers ideal for fast, real time digital signal processing applications. Utilization of a modified Booths algorithm and IDT's high-performance, submicron CMOS technology, has achieved speeds comparable to bipolar (20ns max.), at 1/10 the power consumption.


The IDT7216/IDT7217 are ideal for applications requiring high-speed multiplication such as fast Fourier transform analysis, digital filtering, graphic display systems, speech synthesis and recognition and in any system requirement where multiplication speeds of a mini/microcomputer are inadequate.

All input registers, as well as LSP and MSP output registers, use the same positive edge-triggered D-type flip-flop. In the IDT7216, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7217 has only a single clock input (CLK) and three register enables. ENX and ENY control the two input registers, while ENP controls the entire product.

The IDT7216/IDT7217 offer additional flexibility with the FA control and MSPSEL functions. The FA control formats the output for two's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP. The


### FUNCTIONAL BLOCK DIAGRAMS

IDT7216



MSPOUT (P31 - P16) 2580 drw 01

IDT7217



MSPOUT (P31 - P16) 2580 drw 02

The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1995


## DESCRIPTION (Cont'd.)

MSPSEL low selects the MSP to be available at the product output port, while a high selects the LSP to be available. Keeping this pin low will ensure compatibility with the TRW MPY016H.

The IDT7216/IDT7217 multipliers are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS


IDT7216



64-PIN DIP  
TOP VIEW

2580 drw 03

IDT7217



64-PIN DIP  
TOP VIEW


2580 drw 04

## PIN CONFIGURATIONS (Cont'd.)

IDL7216/IDT7217

11		NC	X13	X15	RND	YM	Vcc	GND	FT	$\overline{OEP}$	
10	X11	X12	X14	CLKX or $\overline{ENX^*}$	Xm	Vcc	GND	$\overline{MSP-SEL}$	FA	CLKM or $\overline{ENP^*}$	NC
09	X9	X10								P30, P14	P31, P15
08	X7	X8								P28, P12	P29, P13
07	X5	X6								P26, P10	P27, P11
06	X3	X4								P24, P8	P25, P9
05	X1	X2								P22, P6	P23, P7
04	$\overline{OEL}$	X0								P20, P4	P21, P5
03	CLKY or $\overline{ENY^*}$	CLKL or $\overline{CLK^*}$								P18, P2	P19, P3
02	NC	Y0, P0	Y2, P2	Y4, P4	Y6, P6	Y8, P8	Y10, P10	Y12, P12	Y14, P14	P16, P0	P17, P1
01		Y1, P1	Y3, P3	Y5, P5	Y7, P7	Y9, P9	Y11, P11	Y13, P13	Y15, P15		NC

G68-2




\*Pin designation for IDT7217

PGA  
TOP VIEW


2580 drw 05

## PIN CONFIGURATIONS (Cont'd.)


**IDT7216**




**IDT7217**



**IDT7216**



**IDT7217**



## PIN DESCRIPTIONS

Pin Name	I/O	Description
X0 - X15	I	Data Inputs
Y0 - Y15/ P0 - P15	I/O	Y0 - Y15 are data inputs P0 - P15 are LSP register output, enabled when $\overline{OEL} = 0$
P16 - P31	O	Data Output (LSP or MSP)
$\overline{OEL}$	I	Output enable control for LSP (least significant product). When low enables P0 - P15. When high P0 - P15 tristated.
$\overline{OEP}$	I	Output enable control for MSP (most significant product). When low enables P16 - P31. When high P16 - P31 tristated.
XM, YM	I	Mode control for each data word. Low designates unsigned data input and high designates two's complement.
RND	I	"Round" control for rounding of MSP. When high, 1 is added to the most significant bit of LSP. This signal is affected by the state of FA pin. When FA = 1 and RND = 1, 1 is added to the $2^{-15}$ bit (P15). When RND = 1 and FA = 0, 1 is added to the $2^{-16}$ bit (P14). The RND input is registered. It is clocked on the rising edge of the logical OR of CLKX and CLKY in the 7216 and on the rising edge of CLK in the 7217. Rounding always occurs in the positive direction which may introduce a systematic bias.
MSPSEL	I	When low, MSP is output on P16 - P31 lines. When high, LSP is output on P16 - P31.
FA	I	Format adjust control. When high, a full 32 bit product is selected. When low, a left shifted 31 bit product is selected with the sign bit replicated in the LSP. FA is normally high, except for certain fractional two's complement applications (see multiplier input / output formats).
FT	I	Flow through control. When high, both MSP and LSP registers are by-passed.
CLK	I	7217 X, Y, RND, LSP and MSP register clock input.
CLKX	I	7216 X register clock input. Also clocks RND register.
CLKY	I	7216 Y register clock input. Also clocks RND register.
CLKL	I	7216 LSP register clock input.
CLKM	I	7216 MSP register clock input.
$\overline{EN_X}$	I	7217 X register clock enable. Also enables RND register clock.
$\overline{EN_Y}$	I	7217 Y register clock enable. Also enables RND register clock.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
Vcc	Power Supply Voltage	-0.5 to +7.0	-0.5 to +7.0	V
VTERM	Terminal Voltage with Respect to GND	Vcc + 0.5	Vcc + 0.5	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE:

2580 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	12	pF

NOTE:

2580 tbl 04

- This parameter is measured at characterization and not tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: V<sub>CC</sub> = 5.0V ± 10%, T<sub>A</sub> = 0°C to +70°C; Military: V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C)

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Commercial			Military			Unit
			Min.	Typ. <sup>(1)</sup>	Max.	Min.	Typ. <sup>(1)</sup>	Max.	
V <sub>IH</sub>	Input High Voltage	Guaranteed Logic High Level	2.0	—	—	2.0	—	—	V
V <sub>IL</sub>	Input Low Voltage	Guaranteed Logic Low Level	—	—	0.8	—	—	0.8	V
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0 to V <sub>CC</sub>	—	—	10	—	—	10	µA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max., $\overline{OE}$ = 2.0V V <sub>OUT</sub> = 0 to V <sub>CC</sub>	—	—	10	—	—	10	µA
I <sub>CC</sub>	Operating Power Supply Current	V <sub>CC</sub> = Max., Outputs Disabled f = 10MHz <sup>(2)</sup>	—	40	80	—	40	100	mA
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	—	20	40	—	20	50	mA
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V	—	4	20	—	4	25	mA
I <sub>CC/f</sub> <sup>(2,3)</sup>	Increase in Power Supply Current	V <sub>CC</sub> = Max., Outputs Disabled	—	—	4	—	—	6	mA/ MHz
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0mA	2.4	—	—	2.4	—	—	V
V <sub>OL</sub> <sup>(4)</sup>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8mA	—	—	0.4	—	—	0.4	V
I <sub>OS</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>O</sub> = GND	-20	—	-120	-20	—	-120	mA

NOTES:

2580 tbl 03

1. Typical implies V<sub>CC</sub> = 5V and T<sub>A</sub> = +25°C.
2. I<sub>CC</sub> is measured at 10MHz and V<sub>IN</sub> = 0 to 3V. For frequencies greater than 10MHz, the following equation is used for the commercial range:  

$$I_{CC} = 80 + 4(f - 10)\text{mA}; \text{ for the military range, } I_{CC} = 100 + 6(f - 10). f = \text{operating frequency in MHz}, f = 1/\tau_{MUC} \text{ for IDT7216 and } f = 1/\tau_{MC} \text{ for IDT7217.}$$
3. For frequencies greater than 10MHz, guaranteed by design, not production tested.
4. I<sub>OL</sub> = 4mA for t<sub>MC</sub> > 65ns.

**AC ELECTRICAL CHARACTERISTICS COMMERCIAL (V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0° to +70°C)**

Symbol	Parameter	7216L16 <sup>(5)</sup> 7217L16		7216L20 7217L20		7216L25 7217L25		7216L35 7217L35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tMUC	Unclocked Multiply Time <sup>(4)</sup>	2	25	2	30	2	38	2	55	ns
tMC	Clocked Multiply Time <sup>(4)</sup>	2	16	2	20	2	25	2	35	ns
ts	X, Y, RND Set-up Time	10	—	11	—	12	—	12	—	ns
tH	X, Y, RND Hold Time	1	—	1	—	2	—	3	—	ns
tPWH	Clock Pulse Width High	7	—	9	—	10	—	10	—	ns
tPWL	Clock Pulse Width Low	7	—	9	—	10	—	10	—	ns
tPDSEL	MSPSEL to Product Out <sup>(4)</sup>	2	15	2	18	2	20	2	25	ns
tPDP	Output Clock to P <sup>(4)</sup>	2	15	2	18	2	20	2	25	ns
tPDY	Output Clock to Y <sup>(4)</sup>	2	15	2	18	2	20	2	25	ns
tENA	3-State Enable Time	—	15	—	18	—	20	—	25	ns
tDIS	3-State Disable Time <sup>(2)</sup>	—	15	—	18	—	20	—	22	ns
ts	Clock Enable Set-up Time (IDT7217 only)	9	—	10	—	10	—	10	—	ns
tH	Clock Enable Hold Time (IDT7217 only)	0	—	0	—	2	—	3	—	ns
tHCL	Clock Low Hold Time CLKXY Relative to CLKML (IDT7216 only) <sup>(1,3)</sup>	0	—	0	—	0	—	0	—	ns

Symbol	Parameter	7216L45 7217L45		7216L55 7217L55		7216L65 7217L65		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tMUC	Unclocked Multiply Time <sup>(4)</sup>	2	65	2	75	2	85	ns
tMC	Clocked Multiply Time <sup>(4)</sup>	2	45	2	55	2	65	ns
ts	X, Y, RND Set-up Time	15	—	20	—	20	—	ns
tH	X, Y, RND Hold Time	3	—	3	—	3	—	ns
tPWH	Clock Pulse Width High	15	—	15	—	15	—	ns
tPWL	Clock Pulse Width Low	15	—	20	—	20	—	ns
tPDSEL	MSPSEL to Product Out <sup>(4)</sup>	2	25	2	25	2	30	ns
tPDP	Output Clock to P <sup>(4)</sup>	2	25	2	30	2	30	ns
tPDY	Output Clock to Y <sup>(4)</sup>	2	25	2	30	2	30	ns
tENA	3-State Enable Time	—	25	—	30	—	35	ns
tDIS	3-State Disable Time <sup>(2)</sup>	—	22	—	25	—	25	ns
ts	Clock Enable Set-up Time (IDT7217 only)	10	—	10	—	10	—	ns
tH	Clock Enable Hold Time (IDT7217 only)	3	—	3	—	3	—	ns
tHCL	Clock Low Hold Time CLKXY Relative to CLKML (IDT7216 only) <sup>(1,3)</sup>	0	—	0	—	0	—	ns

**NOTES:**

1. To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
2. Transition is measured ±500mV from steady state voltage.
3. Guaranteed by design, not production tested.
4. Minimum propagation delay times are guaranteed, not production tested.
5. This speed is available in PGA and PLCC packages only.

2580 tbl 06

**AC ELECTRICAL CHARACTERISTICS MILITARY** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ$  to  $+125^\circ$ C)

Symbol	Parameter	7216L20 <sup>(5)</sup> 7217L20		7216L25 7217L25		7216L30 7217L30		7216L40 7217L40		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tMUC	Unclocked Multiply Time <sup>(4)</sup>	2	30	2	38	2	43	2	60	ns
tMC	Clocked Multiply Time <sup>(4)</sup>	2	30	2	25	2	30	2	40	ns
ts	X, Y, RND Set-up Time	11	—	12	—	12	—	15	—	ns
tH	X, Y, RND Hold Time	1	—	2	—	2	—	3	—	ns
tpWH	Clock Pulse Width High	9	—	10	—	10	—	15	—	ns
tpWL	Clock Pulse Width Low	9	—	10	—	10	—	15	—	ns
tPDSEL	MSPSEL to Product Out <sup>(4)</sup>	2	18	2	20	2	20	2	25	ns
tPDP	Output Clock to P <sup>(4)</sup>	2	18	2	20	2	20	2	25	ns
tPDY	Output Clock to Y <sup>(4)</sup>	2	18	2	20	2	20	2	25	ns
tENA	3-State Enable Time	—	18	—	20	—	20	—	25	ns
tDIS	3-State Disable Time <sup>(2)</sup>	—	20	—	22	—	22	—	25	ns
ts	Clock Enable Set-up Time (IDT7217 only)	10	—	10	—	10	—	12	—	ns
tH	Clock Enable Hold Time (IDT7217 only)	0	—	2	—	2	—	3	—	ns
tHCL	Clock Low Hold Time CLKXY Relative to CLKML (IDT7216 only) <sup>(1,3)</sup>	0	—	0	—	0	—	0	—	ns

Symbol	Parameter	7216L55 7217L55		7216L65 7217L65		7216L75 7217L75		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tMUC	Unclocked Multiply Time <sup>(4)</sup>	2	75	2	85	2	95	ns
tMC	Clocked Multiply Time <sup>(4)</sup>	2	55	2	65	2	75	ns
ts	X, Y, RND Set-up Time	20	—	25	—	25	—	ns
tH	X, Y, RND Hold Time	3	—	3	—	3	—	ns
tpWH	Clock Pulse Width High	15	—	15	—	15	—	ns
tpWL	Clock Pulse Width Low	15	—	15	—	15	—	ns
tPDSEL	MSPSEL to Product Out <sup>(4)</sup>	2	30	2	35	2	35	ns
tPDP	Output Clock to P <sup>(4)</sup>	2	30	2	30	2	35	ns
tPDY	Output Clock to Y <sup>(4)</sup>	2	30	2	30	2	35	ns
tENA	3-State Enable Time	—	25	—	35	—	40	ns
tDIS	3-State Disable Time <sup>(2)</sup>	—	25	—	25	—	25	ns
ts	Clock Enable Set-up Time (IDT7217 only)	15	—	15	—	15	—	ns
tH	Clock Enable Hold Time (IDT7217 only)	3	—	3	—	3	—	ns
tHCL	Clock Low Hold Time CLKXY Relative to CLKML (IDT7216 only) <sup>(1,3)</sup>	0	—	0	—	0	—	ns

**NOTES:**

1. To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
2. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
3. Guaranteed by design, not production tested.
4. Minimum propagation delay times are guaranteed, not production tested.
5. This speed is available in PGA and Flatpack packages only.

2580 tbl 07




Figure 4. IDT7216 Timing Diagram






Figure 5. IDT7217 Timing Diagram

BINARY POINT



11.3

BINARY POINT



10

2580.dwg16

Figure 6. Fractional Two's Complement Notation

Figure 7. Fractional Unsigned Magnitude Notation

2580.dwg17

BINARY POINT

$X_{15}$	$X_{14}$	$X_{13}$	$X_{12}$	$X_{11}$	$X_{10}$	$X_9$	$X_8$	$X_7$	$X_6$	$X_5$	$X_4$	$X_3$	$X_2$	$X_1$	$X_0$	
-2 <sup>0</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>	2 <sup>-5</sup>	2 <sup>-6</sup>	2 <sup>-7</sup>	2 <sup>-8</sup>	2 <sup>-9</sup>	2 <sup>-10</sup>	2 <sup>-11</sup>	2 <sup>-12</sup>	2 <sup>-13</sup>	2 <sup>-14</sup>	2 <sup>-15</sup>	
$X$	$Y_{15}$	$Y_{14}$	$Y_{13}$	$Y_{12}$	$Y_{11}$	$Y_{10}$	$Y_9$	$Y_8$	$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
=	$P_{30}$	$P_{29}$	$P_{28}$	$P_{27}$	$P_{26}$	$P_{25}$	$P_{24}$	$P_{23}$	$P_{22}$	$P_{21}$	$P_{20}$	$P_{19}$	$P_{18}$	$P_{17}$	$P_{16}$	$P_{15}$
$* =$	-2 <sup>0</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>	2 <sup>-5</sup>	2 <sup>-6</sup>	2 <sup>-7</sup>	2 <sup>-8</sup>	2 <sup>-9</sup>	2 <sup>-10</sup>	2 <sup>-11</sup>	2 <sup>-12</sup>	2 <sup>-13</sup>	2 <sup>-14</sup>	2 <sup>-15</sup>

SIGNAL  
(TWO'S COMPLEMENT)  
DIGITAL VALUE

SIGNAL  
(UNSIGNED MAGNITUDE)  
DIGITAL VALUE

$P_{31}$	$P_{30}$	$P_{29}$	$P_{28}$	$P_{27}$	$P_{26}$	$P_{25}$	$P_{24}$	$P_{23}$	$P_{22}$	$P_{21}$	$P_{20}$	$P_{19}$	$P_{18}$	$P_{17}$	$P_{16}$	$P_{15}$
=	-2 <sup>0</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>	2 <sup>-5</sup>	2 <sup>-6</sup>	2 <sup>-7</sup>	2 <sup>-8</sup>	2 <sup>-9</sup>	2 <sup>-10</sup>	2 <sup>-11</sup>	2 <sup>-12</sup>	2 <sup>-13</sup>	2 <sup>-14</sup>	2 <sup>-15</sup>
$*$	$2^{29}$	$2^{28}$	$2^{27}$	$2^{26}$	$2^{25}$	$2^{24}$	$2^{23}$	$2^{22}$	$2^{21}$	$2^{20}$	$2^{19}$	$2^{18}$	$2^{17}$	$2^{16}$	$2^{15}$	$2^{14}$
$=$	$2^{30}$	$2^{29}$	$2^{28}$	$2^{27}$	$2^{26}$	$2^{25}$	$2^{24}$	$2^{23}$	$2^{22}$	$2^{21}$	$2^{20}$	$2^{19}$	$2^{18}$	$2^{17}$	$2^{16}$	$2^{15}$

MSP

LSP

2580 drw 18

Figure 8. Fractional Mixed Mode Notation

BINARY POINT

$X_{15}$	$X_{14}$	$X_{13}$	$X_{12}$	$X_{11}$	$X_{10}$	$X_9$	$X_8$	$X_7$	$X_6$	$X_5$	$X_4$	$X_3$	$X_2$	$X_1$	$X_0$	
-2 <sup>5</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	
$X$	$Y_{15}$	$Y_{14}$	$Y_{13}$	$Y_{12}$	$Y_{11}$	$Y_{10}$	$Y_9$	$Y_8$	$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
-2 <sup>5</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	
$*$	$P_{30}$	$P_{29}$	$P_{28}$	$P_{27}$	$P_{26}$	$P_{25}$	$P_{24}$	$P_{23}$	$P_{22}$	$P_{21}$	$P_{20}$	$P_{19}$	$P_{18}$	$P_{17}$	$P_{16}$	$P_{15}$
=	-2 <sup>31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>

LSP

$P_{31}$	$P_{30}$	$P_{29}$	$P_{28}$	$P_{27}$	$P_{26}$	$P_{25}$	$P_{24}$	$P_{23}$	$P_{22}$	$P_{21}$	$P_{20}$	$P_{19}$	$P_{18}$	$P_{17}$	$P_{16}$	$P_{15}$
=	-2 <sup>31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
$*$	$2^{29}$	$2^{28}$	$2^{27}$	$2^{26}$	$2^{25}$	$2^{24}$	$2^{23}$	$2^{22}$	$2^{21}$	$2^{20}$	$2^{19}$	$2^{18}$	$2^{17}$	$2^{16}$	$2^{15}$	$2^{14}$

LSP

2580 drw 19

Figure 9. Integer Two's Complement Notation

\* In this format an overflow occurs in the attempted multiplication of the two's complement number 1,000 . . . 0 with 1,000.0 yielding an erroneous product of -1 in the fraction case and -2<sup>30</sup> in the integer case.




Figure 10. Integer Unsigned Magnitude Notation

2580 drw 20




Figure 11. Integer Mixed Mode Notation

2580 drw 21




Figure 12. AC Test Load Circuit

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2580 tbl 08

## SWITCH POSITION

Test	Switch
Disable Low	Closed
Enable Low	Open
All Other Tests	Open

2580 tbl 09

**DEFINITIONS:**  
 CL = Load capacitance: includes jig and probe capacitance.  
 RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




Figure 13. Input Interface Circuit




Figure 14. Output Interface Circuit

## ORDERING INFORMATION

IDT	XXXX	X	X	X	X	Process/ Temperature Range	
	Device Type	Power	Speed	Package			
						Blank	Commercial (0°C to +70°C) Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
						C J F G	Topbrazed DIP Plastic Leaded Chip Carrier Flatpack Pin Grid Array
					16 20 25 35 45 55 65	Commercial (tMC)	20 25 30 40 55 65 75
					L	Low Power	Military (tMC)
					7216 7217	16 x 16 Multiplier	

2580 drw 22