



QUICKSWITCH® PRODUCTS

HIGH-SPEED CMOS BUS EXCHANGE SWITCH WITH ACTIVE TERMINATION (BUS HOLD)

IDTQS3L388

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- 5Ω bidirectional switches connect inputs to outputs
- Active termination drives bus pins to rails when switches are off
- Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control pins
- Bus exchange allows nibble swap
- TTL-compatible input and output levels
- Bus-hold eliminates floating bus lines and reduces static power consumption
- Low-power version of QS3388
- Available in QSOP package

APPLICATIONS


- Resource sharing
- Crossbar switching
- Last value latch (graphics and DSP)

DESCRIPTION:


The QS3L388 is a low-power version of the QS3388. It provides ten high-speed CMOS TTL-compatible bus switches with active terminators on the bus switch I/O pins. The low ON resistance (5Ω) of the 3L388 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. When the switches are turned off, a low drive active terminator circuit drives the disconnected pins to Vcc or ground, away from the TTL threshold. This prevents undriven buses from floating. The Bus Enable (\overline{BE}) signal turns the switches on. The Bus Exchange (BX) signal provides nibble swap of the AB and CD pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a five-wide 2-to-1 multiplexer and to create low delay barrel shifters, etc.

The QS3L388 is characterized for operation at -40°C to $+85^{\circ}\text{C}$.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Symbol	Description	Max.	Unit
V _{TERM} ⁽²⁾	Supply Voltage to Ground	- 0.5 to +7	V
V _{TERM} ⁽³⁾	DC Switch Voltage V _s	- 0.5 to +7	V
V _{TERM} ⁽³⁾	DC Input Voltage V _{IN}	- 0.5 to +7	V
V _{AC}	AC Input Voltage (pulse width ≤20ns)	-3	V
I _{OUT}	DC Output Current	120	mA
P _{MAX}	Maximum Power Dissipation (T _A = 85°C)	.5	W
T _{STG}	Storage Temperature	- 65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} Terminals.
- All terminals except V_{CC}.

CAPACITANCE ⁽¹⁾

(T_A = +25°C, f = 1.0MHz, V_{IN} = 0V, V_{OUT} = 0V)

Pins	Typ.	Max.	Unit
Control Inputs	3	5	pF
Quickswitch Channels (Switch OFF)	5	7	pF

NOTE:

- This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	I/O	Description
A ₀ - A ₄ , B ₀ - B ₄	I/O	Buses A, B
C ₀ - C ₄ , D ₀ - D ₄	I/O	Buses C, D
\overline{BE}	I	Bus Switch Enable
BX	I	Bus Exchange

FUNCTION TABLE ⁽¹⁾

\overline{BE}	BX	A ₀ - A ₄	B ₀ - B ₄	Function
H	X	Hi-Z	Hi-Z	Disconnect
L	L	C ₀ - C ₄	D ₀ - D ₄	Connect
L	H	D ₀ - D ₄	C ₀ - C ₄	Exchange

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't care
Z = High-Impedence

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	2	—	—	V
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	—	—	0.8	V
I_{IN}	Input Leakage Current (Control Inputs)	$0\text{V} \leq V_{IN} \leq V_{CC}$	—	.01	± 1	μA
R_{ON}	Switch ON Resistance	$V_{CC} = \text{Min.}, V_{IN} = 0\text{V}, I_{ON} = 30\text{mA}$	—	5	7	Ω
		$V_{CC} = \text{Min.}, V_{IN} = 2.4\text{V}, I_{ON} = 15\text{mA}$	—	10	15	
I_{BH}	Input Current ⁽²⁾	$V_{CC} = \text{Max.}, V_{IN} = 0\text{V}$ or V_{CC}	—	—	± 20	μA
	Switch Pins	$V_{CC} = \text{Max.}, 0.8\text{V} < V_{IN} < 2\text{V}$	—	—	± 500	
I_{BHH}	Bus Hold Sustaining Source Current - HIGH ⁽³⁾	$V_{CC} = \text{Min.}, V_{IN} = 2\text{V}$	- 60	—	—	μA
I_{BHL}	Bus Hold Sustaining Sink Current - LOW ⁽⁴⁾	$V_{CC} = \text{Min.}, V_{IN} = 0.8\text{V}$	+ 60	—	—	

NOTES:

- Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.
- Input current specified under two conditions:
 - Input voltage at GND or V_{CC} . This indicates the input current under steady-state condition.
 - Input voltage between 0.8V and 2V (TTL input threshold range). This indicates the maximum input current during transient condition. The driver connected to the input must overcome this current requirement in order to switch the logic state of the bus-hold circuit.
- I_{BHH} represents the latching capability of the bus-hold circuit in logic HIGH state.
- I_{BHL} represents the latching capability of the bus-hold circuit in logic LOW state.

TYPICAL ON RESISTANCE vs V_{IN} AT $V_{CC} = 5.0\text{V}$



POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	3	μA
ΔI _{CC}	Power Supply Current per Control Input HIGH ⁽²⁾	V _{CC} = Max., V _{IN} = 3.4V, f = 0	2.5	mA
I _{CCD}	Dynamic Power Supply Current per MHz ⁽³⁾	V _{CC} = Max., A, B, C, D pins open Control Inputs Toggling at 50% Duty Cycle	0.25	mA/MHz

NOTES:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- Per TLL driven control input. (V_{IN} = 3.4V, Control Pins only.) A, B, C, D pins do not contribute to ΔI_{CC}.
- This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A, B, C, D inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T_A = -40°C to +85°C, V_{CC} = 5.0V ± 5%

C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

Symbol	Parameter	Min. ⁽¹⁾	Typ.	Max.	Unit
t _{PLH} t _{PHL}	Data Propagation Delay ^(1,2) AxBx to CxDx, CxDx to AxBx	—	—	0.25	ns
t _{PZL} t _{PZH}	Switch Turn-On Delay B _E to Ax, Bx, Cx, Dx	1.5	—	6.5	ns
t _{PLZ} t _{PHZ}	Switch Turn-Off Delay ⁽¹⁾ B _E to Ax, Bx, Cx, Dx	1.5	—	5.5	ns
t _{BX}	Switch Multiplex Delay BX to Ax, Bx, Cx, Dx	1.5	—	6.5	ns


NOTES:

- This parameter is guaranteed but not production tested.
- The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ACTIVE TERMINATOR OR 'BUS-HOLD' CIRCUIT

The Active Terminator circuit, also known as the Bus-hold circuit, is configured as a "weak latch" with positive feedback. When connected to a TTL or CMOS input port, the Bus-hold circuit holds the last logic state at the input when the input is "disconnected" from the driver. When the output of a device connected to such an input attempts a logic level transition, it will over-drive the Bus-hold circuit. The primary benefit of this circuit is that it prevents CMOS inputs from floating, a situation which should be avoided to prevent spurious switching of inputs and unnecessary power dissipation. Bus-hold is a better solution than the traditional approach of using resistive termination to V_{CC} or GND to prevent bus floating, because the Bus-hold circuit does not consume any static power.

V-I CHARACTERISTICS OF BUS-HOLD CIRCUIT



The figure above shows the input V-I characteristics of a Bus-hold implementation. The input characteristics resemble a resistor. As the input voltage is increased from 0 volts, the 'sink' current increases linearly. When the TTL threshold of the circuit is reached (typically 1.5 volts), the latch changes the logic state due to positive feedback and the direction of current is reversed. As the voltage is further increased towards V_{CC} , the input 'source' current begins to decrease, reaching the lowest level at $V_{IN} = V_{CC}$.

ORDERING INFORMATION

IDTQS	XXXXX	XX	X	
	Device Type	Package	Process	
			Blank	Industrial (-40°C to +85°C)
		Q		Quarter Size Outline Package (SO24-8)
		3L388		High Speed CMOS Bus Exchange Switch with Active Termination (Bus Hold)



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.