

## QUICKSWITCH<sup>®</sup> PRODUCTS HIGH-SPEED CMOS BUS EXCHANGE SWITCH WITH ACTIVE TERMINATION (BUS HOLD)

IDTQS3L388

## **FEATURES:**

- Enhanced N channel FET with no inherent diode to Vcc
  EQ hidractional switches connect inputs to outputs
- 5 $\Omega$  bidirectional switches connect inputs to outputs
- Active termination drives bus pins to rails when switches are off
- Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control pins
- Bus exchange allows nibble swap
- TTL-compatible input and output levels
- Bus-hold eliminates floating bus lines and reduces static power consumption
- Low-power version of QS3388
- Available in QSOP package

# APPLICATIONS


- Resource sharing
- Crossbar switching
- Last value latch (graphics and DSP)


# **FUNCTIONAL BLOCK DIAGRAM**

## **DESCRIPTION:**

The QS3L388 is a low-power version of the QS3388. It provides ten highspeed CMOS TTL-compatible bus switches with active terminators on the bus switch I/O pins. The low ON resistance (5 $\Omega$ ) of the 3L388 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. When the switches are turned off, a low drive active terminator circuit drives the disconnected pins to Vcc or ground, away from the TTL threshold. This prevents undriven buses from floating. The Bus Enable ( $\overline{BE}$ ) signal turns the switches on. The Bus Exchange (BX) signal provides nibble swap of the AB and CD pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a five-wide 2-to-1 multiplexer and to create low delay barrel shifters, etc.

The QS3L388 is characterized for operation at -40°C to +85°C.






### INDUSTRIAL TEMPERATURE RANGE

### **APRIL 2000**

### **PIN CONFIGURATION**



## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Supply Voltage to Ground	– 0.5 to +7	V
VTERM <sup>(3)</sup>	DC Switch Voltage Vs	– 0.5 to +7	V
VTERM <sup>(3)</sup>	DC Input Voltage VIN	– 0.5 to +7	V
VAC	AC Input Voltage (pulse width ≤20ns)	-3	V
Іоит	DC Output Current	120	mA
Рмах	Maximum Power Dissipation (TA = 85°C)	.5	W
Tstg	Storage Temperature	- 65 to +150	°C

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc Terminals.
- 3. All terminals except Vcc.

# CAPACITANCE (1)

#### $(T_A = +25^{\circ}C, f = 1.0MHz, V_{IN} = 0V, V_{OUT} = 0V)$

Pins	Тур.	Max.	Unit
Control Inputs	3	5	pF
Quickswitch Channels (Switch OFF)	5	7	pF

NOTE:

1. This parameter is guaranteed but not production tested.

### **PIN DESCRIPTION**

Pin Names	I/O	Description
A0 - A4, B0 - B4	I/O	Buses A, B
C0 - C4, D0 - D4	I/O	Buses C, D
BE	I	Bus Switch Enable
ВХ	I	Bus Exchange

## FUNCTION TABLE (1)

BE	ΒХ	A0 - A4	B0 - B4	Function
Н	Х	Hi-Z	Hi-Z	Disconnect
L	L	C0 - C4	D0 - D4	Connect
L	Н	D0 - D4	C0 - C4	Exchange

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't care

Z = High-Impedence

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, Vcc =  $5.0V \pm 5\%$ 

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	2	—	—	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	_	_	0.8	V
lin	Input Leakage Current (Control Inputs)	$0V \le VIN \le Vcc$	_	.01	±1	μA
Ron	Switch ON Resistance	$Vcc = Min.$ , $V_{IN} = 0V$ , $I_{ON} = 30mA$	_	5	7	Ω
		Vcc = Min., VIN = 2.4V, ION = 15mA	_	10	15	
Івн	Input Current <sup>(2)</sup>	Vcc = Max., VIN = 0V or Vcc	_	_	±20	μA
	Switch Pins	Vcc = Max., 0.8V < VIN < 2V	_	_	±500	
Івнн	Bus Hold Sustaining Source Current - HIGH <sup>(3)</sup>	Vcc = Min., VIN = 2V	- 60	_	_	μA
<b>I</b> BHL	Bus Hold Sustaining Sink Current - LOW <sup>(4)</sup>	Vcc = Min., VIN = 0.8V	+ 60	_	_	

#### NOTES:

1. Typical values are at Vcc = 5.0V, TA =  $25^{\circ}$ C.

2. Input current specified under two conditions:


a) Input voltage at GND or Vcc. This indicates the input current under steady-state condition.

b) Input voltage between 0.8V and 2V (TTL input threshold range). This indicates the maximum input current during transient condition. The driver connected to the input must overcome this current requirement in order to switch the logic state of the bus-hold circuit.

3. IBHH represents the latching capability of the bus-hold circuit in logic HIGH state.

4. IBHL represents the latching capability of the bus-hold circuit in logic LOW state.

### TYPICAL ON RESISTANCE vs Vin AT Vcc = 5.0V



VIN (Volts)

# **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Max.	Unit
Icco	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc, f = 0	3	μA
ΔICC	Power Supply Current per Control Input HIGH (2)	Vcc = Max., VIN = 3.4V, f = 0	2.5	mA
ICCD	Dynamic Power Supply Current per MHz <sup>(3)</sup>	Vcc = Max., A, B, C, D pins open	0.25	mA/MHz
		Control Inputs Toggling at 50% Duty Cycle		

#### NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.

2. Per TLL driven control input. (VIN = 3.4V, Control Pins only.) A, B, C, D pins do not contribute to  $\Delta$ lcc.

3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A, B, C, D inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE

#### $T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 5.0V \pm 5\%$

#### $C_{LOAD} = 50 pF$ , $R_{LOAD} = 500 \Omega$ unless otherwise noted.

Symbol	Parameter	Min. <sup>(1)</sup>	Тур.	Max.	Unit
<b>t</b> PLH	Data Propagation Delay <sup>(1,2)</sup>			0.25	
<b>t</b> PHL	AxBx to CxDx, CxDx to AxBx	—	—	0.25	ns
tPZL	Switch Turn-On Delay	1 5	_	4 F	
<b>t</b> PZH	BE to Ax, Bx, Cx, Dx	1.5		6.5	ns
tPLZ	Switch Turn-Off Delay <sup>(1)</sup>	1 Г	_		
<b>t</b> PHZ	BE to Ax, Bx, Cx, Dx	1.5		5.5	ns
tвx	Switch Multiplex Delay	1 5	_	4 F	
	BX to Ax, Bx, Cx, Dx	1.5		6.5	ns


NOTES:

1. This parameter is guaranteed but not production tested.

2. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## **ACTIVE TERMINATOR OR 'BUS-HOLD' CIRCUIT**


The Active Terminator circuit, also known as the Bus-hold circuit, is configured as a "weak latch" with positive feedback. When connected to a TTL or CMOS input port, the Bus-hold circuit holds the last logic state at the input when the input is "disconnected" from the driver. When the output of a device connected to such an input attempts a logic level transition, it will over-drive the Bus-hold circuit. The primary benefit of this circuit is that it prevents CMOS inputs from floating, a situation which should be avoided to prevent spurious switching of inputs and unnecessary power dissipation. Bus-hold is a better solution than the traditional approach of using resistive termination to Vcc or GND to prevent bus floating, because the Bus-hold circuit does not consume any static power.



## **V-I CHARACTERISTICS OF BUS-HOLD CIRCUIT**

The figure above shows the input V-I characteristics of a Bus-hold implementation. The input characteristics resemble a resistor. As the input voltage is increased from 0 volts, the 'sink' current increases linearly. When the TTL threshold of the circuit is reached (typically 1.5 volts), the latch changes the logic state due to positive feedback and the direction of current is reversed. As the voltage is further increased towards Vcc, the input 'source' current begins to decrease, reaching the lowest level at VIN = Vcc.

## **ORDERING INFORMATION**





*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.