


Figure 1. 8X97JF Block Diagram



**PACKAGING**

The 8097JF is available in 64-pin and 68-pin packages, with and without on-chip ROM or EPROM. The 8097JF numbering system is shown in Figure 3. Figures 5–6 show the pinouts for the 64- and 68-pin packages. The 64-pin version is offered in a Shrink-DIP package while the 68-pin versions come in a Plastic Leaded Chip Carrier (PLCC).

**8X97JF PACKAGING**

Factory Masked ROM		CPU		User Programmable	
				OTP	
68-Pin	64-Pin	68-Pin	64-Pin	68-Pin	64-Pin
8397JF	8397JF	8097JF	8097JF	8797JF	8797JF

**Figure 3. The 8097JF Family Nomenclature**

**Package Designators:**

N = PLCC  
U = Shrink DIP

**Prefix Designators:**

T = Extended Temperature  
L = Extended Temperature with 160 hrs Burn-in

Package Type	$\theta_{ja}$	$\theta_{jc}$
68L PLCC	37°C/W	13°C/W
64L Shrink DIP	56°C/W	—

**Figure 4. 8X97JF Thermal Characteristics**

All thermal impedance data is approximate for static air conditions a 1W of power dissipation. Values will change depending on operating conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.






Figure 5. 68-Pin PLCC Package




Figure 6. Shrink-DIP Package

270795-4

4

## PIN DESCRIPTIONS

Symbol	Name and Function
V <sub>CC</sub>	Main supply voltage (5V).
V <sub>SS</sub>	Digital circuit ground (0V). There are two V <sub>SS</sub> pins, both of which must be connected.
V <sub>PD</sub>	RAM standby supply voltage (5V). This voltage must be present during normal operation. In a Power Down condition (i.e., V <sub>CC</sub> drops to zero), if RESET is activated before V <sub>CC</sub> drops below spec and V <sub>PD</sub> continues to be held within spec., the top 16 bytes in the Register File will retain their contents.
V <sub>REF</sub>	Reference voltage for the A/D converter (5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected to use A/D or Port 0.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V <sub>SS</sub> .
V <sub>PP</sub>	Programming voltage for the EPROM devices. It should be +12.75V for programming and will float to 5V otherwise. It should not be above V <sub>CC</sub> for ROM or CPU devices. This pin must be left floating in the application circuit for EPROM devices.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT*	Output of the internal clock generator. The frequency of CLKOUT is 1/3 the oscillator frequency. It has a 33% duty cycle.
RESET	Reset input to the chip. Input low for a minimum of 10 XTAL1 cycles to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time RESET sequence.
BUSWIDTH*	Input for bus width selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus. If this pin is left unconnected, it will rise to V <sub>CC</sub> .
NMI*	A positive transition causes a vector to external memory location 0000H.
INST*	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle.
$\overline{EA}$	Input for memory select (External Access). $\overline{EA}$ equal to a TTL-high causes memory accesses to locations 2000H through 5FFF to be directed to on-chip ROM/EPROM. $\overline{EA}$ equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. $\overline{EA} = +12.75V$ causes the device to enter the Programming Mode.
ALE/ $\overline{ADV}$	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is $\overline{ADV}$ , it goes inactive high at the end of the bus cycle. ALE/ $\overline{ADV}$ is activated only during external memory accesses.
$\overline{RD}$	Read signal output to external memory. $\overline{RD}$ is activated only during external memory reads.
$\overline{WR}$ / $\overline{WRL}$	Write and Write Low output to external memory, as selected by the CCR. $\overline{WR}$ will go low for every external write, while $\overline{WRL}$ will go low only for external writes where an even byte is being written. $\overline{WR}$ / $\overline{WRL}$ is activated only during external memory writes.
$\overline{BHE}$ / $\overline{WRH}$	Bus High Enable or Write High output to external memory, as selected by the CCR. $\overline{BHE}$ will go low for external writes to the high byte of the data bus. $\overline{WRH}$ will go low for external writes where an odd byte is being written. $\overline{BHE}$ / $\overline{WRH}$ is activated only during external memory writes.

\*Not available on Shrink-DIP Package

**PIN DESCRIPTIONS** (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition of CLKOUT occurs with READY high. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available in the CCR.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. Six of its pins are shared with other functions in the 8096JF, the remaining 2 are quasi-bidirectional. These pins are also used to input and output control signals on EPROM devices in Programming Mode.
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus, which has strong internal pull-ups. Ports 3 and 4 are also used as a command, address and data path by EPROM devices operating in the Programming Mode.
PMODE	Determines the EPROM programming mode.
PACT	A low signal in Auto Programming Mode indicates that programming is in progress. A high signal indicates programming is complete.
PVAL	A low signal in Auto Programming Mode indicates that the device programmed correctly.
SALE	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (output from master).
SPROG	A falling edge in Auto Programming Mode indicates that Ports 3 and 4 contain valid programming data (output from master).
SID	Assigns a pin of Ports 3 and 4 to each slave to pass programming verification.
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates that Ports 3 and 4 contain valid programming address/command information (input to slave).
PROG	A falling edge in Slave Programming Mode indicates that Ports 3 and 4 contain valid programming data (input to slave).
PVER	A high signal in Slave Programming Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.
PVAL	A high signal in Slave Programming Mode indicates the device programmed correctly.
PDO	A low signal in Slave Programming Mode indicates that the PROG pulse was applied for longer than allowed.

## ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature	
Under Bias	–55°C to +125°C
Storage Temperature	–60°C to +150°C
Voltage from $\overline{EA}$ or $V_{PP}$	
to $V_{SS}$ or $ANGND$	–0.3V to +13.0V
Voltage from Any Other Pin to	
$V_{SS}$ or $ANGND$	–0.3V to +7.0V(1)
Average Output Current from Any Pin	10 mA
Power Dissipation(2)	1.5W

### NOTES:

1. This includes  $V_{PP}$  and  $\overline{EA}$  on ROM and CPU only devices.
2. Power dissipation is based on package heat transfer characteristics, not device power consumption.

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## OPERATING CONDITIONS

(All characteristics specified in this data sheet apply to these operating conditions unless otherwise noted.)

Symbol	Parameter	Min	Max	Units
$T_A$	Ambient Temperature Under Bias <b>Commercial</b> Temp.	0	+70	°C
$T_A$	Ambient Temperature Under Bias <b>Extended</b> Temp.	–40	+85	°C
$V_{CC}$	Digital Supply Voltage	4.50	5.50	V
$V_{REF}$	Analog Supply Voltage	4.50	5.50	V
$F_{OSC}$	Oscillator Frequency	6.0	12	MHz
$V_{PD}$	Power-Down Supply Voltage	4.50	5.50	V

### NOTE:

$ANGND$  and  $V_{SS}$  should be nominally at the same potential.

## DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
$I_{CC}$	$V_{CC}$ Supply Current <b>Commercial</b> Temp.		300	mA	All Outputs Disconnected
$I_{CC}$	$V_{CC}$ Supply Current <b>Extended</b> Temp.		330	mA	
$I_{CC}$	$V_{CC}$ Supply Current ( $T_A \geq 70^\circ\text{C}$ )		245	mA	
$I_{PD}$	$V_{PD}$ Supply Current		1	mA	Normal operation and Power-Down
$I_{REF}$	$V_{REF}$ Supply Current <b>Commercial</b> Temp.		8	mA	
$I_{REF}$	$V_{REF}$ Supply Current <b>Extended</b> Temp.		10	mA	
$V_{IL}$	Input Low Voltage	–0.3	+0.8	V	
$V_{IL1}$	Input Low Voltage, $\overline{RESET}$ <b>Commercial</b> Temp.	–0.3	+0.8	V	
$V_{IL1}$	Input Low Voltage, $\overline{RESET}$ <b>Extended</b> Temp.	–0.3	+0.7	V	



**DC CHARACTERISTICS** (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>IH</sub>	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>IH1</sub>	Input High Voltage, RESET Rising	2.4	V <sub>CC</sub> + 0.5	V	
V <sub>IH2</sub>	Input High Voltage, RESET Falling (Hysteresis)	2.1	V <sub>CC</sub> + 0.5	V	
V <sub>IH3</sub>	Input High Voltage, NMI, XTAL1 <b>Commercial</b> Temp.	2.2	V <sub>CC</sub> + 0.5	V	
V <sub>IH3</sub>	Input High Voltage, NMI, XTAL1 <b>Extended</b> Temp.	2.3	V <sub>CC</sub> + 0.5	V	
I <sub>LI</sub>	Input Leakage Current to each pin of HSI, P3, P4, and to P2.1		± 10	µA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
I <sub>LI1</sub>	DC Input Leakage Current to each pin of P0		+ 3	µA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
I <sub>IH</sub>	Input High Current to $\overline{EA}$		100	µA	V <sub>IH</sub> = 2.4V
I <sub>IL</sub>	Input Low Current to each pin of P1, and to P2.6, P2.7 <b>Commercial</b> Temp.		- 125	µA	V <sub>IL</sub> = 0.45V
I <sub>IL</sub>	Input Low Current to each pin of P1, and to P2.6, P2.7 <b>Extended</b> Temp.		- 150	µA	V <sub>IL</sub> = 0.45V
I <sub>IL1</sub>	Input Low Current to RESET	- 0.25	- 2	mA	V <sub>IL</sub> = 0.45V
I <sub>IL2</sub>	Input Low Current P2.2, P2.3, P2.4, READY, BUSWIDTH		- 50	µA	V <sub>IL</sub> = 0.45V
V <sub>OL</sub>	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.45	V	I <sub>OL</sub> = 0.8 mA (Note 1)
V <sub>OL1</sub>	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.75	V	I <sub>OL</sub> = 2.0 mA (Notes 1, 2, 3)
V <sub>OL2</sub>	Output Low Voltage on Standard Output pins, RESET and Bus/Control Pins		0.45	V	I <sub>OL</sub> = 2.0 mA (Notes 1, 2, 3)
V <sub>OH</sub>	Output High Voltage on Quasi-Bidirectional pins	2.4		V	I <sub>OH</sub> = - 20 µA (Note 1)
V <sub>OH1</sub>	Output High Voltage on Standard Output pins and Bus/Control pins	2.4		V	I <sub>OH</sub> = - 200 µA (Note 1)
I <sub>OH3</sub>	Output High Current on RESET	- 50		µA	V <sub>OH</sub> = 2.4V
C <sub>S</sub>	Pin Capacitance (Any Pin to V <sub>SS</sub> )		10	pF	F <sub>TEST</sub> = 1.0 MHz

**NOTES:**

1. Quasi-bidirectional pins include those on P1, for P2.6 and P2.7. Standard Output Pins include TXD, RXD (Mode 0 only), PWM and HSO pins. Bus/Control pins include CLKOUT, ALE, BHE, RD, WR, INST and AD0-15.

2. Maximum current per pin must be externally limited to the following values if V<sub>OL</sub> is held above 0.45V.

I<sub>OL</sub> on quasi-bidirectional pins and Ports 3 and 4 when used as ports: 4.0 mA

I<sub>OL</sub> on standard output pins and RESET: 8.0 mA

I<sub>OL</sub> on Bus/Control pins: 2.0 mA

3. During normal (non-transient) operation the following limits apply:

Total I<sub>OL</sub> on Port 1 must not exceed 8.0 mA.

Total I<sub>OL</sub> on P2.0, P2.6, RESET and all HSO pins must not exceed 15 mA.

Total I<sub>OL</sub> on Port 3 must not exceed 10 mA.

Total I<sub>OL</sub> on P2.5, P2.7, and Port 4 must not exceed 20 mA.

**AC CHARACTERISTICS**

Test Conditions: Load Capacitance on Output Pins = 80 pF

**TIMING REQUIREMENTS** (The system must meet these specifications to work with the 8X97JF)

Symbol	Parameter	Min	Max	Units
$T_{CLYX}^{(3)}$	READY Hold after CLKOUT Edge	0 <sup>(1)</sup>		ns
$T_{LLYV}$	End of ALE/ $\overline{ADV}$ to READY Valid		$2 T_{OSC} - 70$	ns
$T_{LLYH}$	End of ALE/ $\overline{ADV}$ to READY High	$2 T_{OSC} + 40$	$4 T_{OSC} - 80$	ns
$T_{YLYH}$	Non-Ready Time		1000	ns
$T_{AVDV}^{(2)}$	Address Valid to Input Data Valid		$5 T_{OSC} - 120^{(4)}$	ns
$T_{RLDV}$	$\overline{RD}$ Active to Input Data Valid		$3 T_{OSC} - 100^{(4)}$	ns
$T_{RHDX}$	Data Hold after $\overline{RD}$ Inactive	0		ns
$T_{RHDZ}$	$\overline{RD}$ Inactive to Input Data Float	0	$T_{OSC} - 25$	ns
$T_{AVGV}^{(2,3)}$	Address Valid to BUSWIDTH Valid		$2 T_{OSC} - 125$	ns
$T_{LLGX}^{(3)}$	BUSWIDTH Hold after ALE/ $\overline{ADV}$ Low	$T_{OSC} + 40$		ns
$T_{LLGV}^{(3)}$	ALE/ $\overline{ADV}$ Low to BUSWIDTH Valid		$T_{OSC} - 100$	ns
$T_{RLPV}$	Reset Low to Ports Valid		$10 T_{OSC}$	ns

**NOTES:**

1. If the 64-pin device is being used then this timing can be generated by assuming that the CLKOUT falling edge has occurred at  $2 T_{OSC} + 55 (T_{LLCH}(\max) + T_{CHCL}(\max))$  after the falling edge of ALE.
2. The term "Address Valid" applies to AD0-15, BHE and INST.
3. Pins not bonded out on 64-pin devices.
4. If wait states are used, add  $3 T_{OSC} * N$  where N = number of wait states.


**TIMING RESPONSES** (8X97JF devices meet these specs.)

Symbol	Parameter	Min	Max	Units
F <sub>XTAL</sub>	Oscillator Frequency	6.0	12.0	MHz
T <sub>OSC</sub>	Oscillator Period	83	166	ns
T <sub>OHCH</sub> <sup>(3)</sup>	XTAL1 Rising Edge to Clockout Rising Edge	0	120	ns
T <sub>CHCH</sub> <sup>(3)</sup>	CLKOUT Period	3 T <sub>OSC</sub> <sup>(2)</sup>	3 T <sub>OSC</sub> <sup>(2)</sup>	ns
T <sub>CHCL</sub> <sup>(3)</sup>	CLKOUT High Time	T <sub>OSC</sub> - 35	T <sub>OSC</sub> + 10	ns
T <sub>CLLH</sub> <sup>(3)</sup>	CLKOUT Low to ALE High	- 30	+ 15	ns
T <sub>LLCH</sub> <sup>(3)</sup>	ALE/ $\overline{ADV}$ Low to CLKOUT High	T <sub>OSC</sub> - 25	T <sub>OSC</sub> + 45	ns
T <sub>LHLL</sub>	ALE/ $\overline{ADV}$ High Time	T <sub>OSC</sub> - 30	T <sub>OSC</sub> + 35 <sup>(4)</sup>	ns
T <sub>AVLL</sub> <sup>(5)</sup>	Address Setup to End of ALE/ $\overline{ADV}$	T <sub>OSC</sub> - 50		ns
T <sub>RLAZ</sub> <sup>(6)</sup>	$\overline{RD}$ or $\overline{WR}$ Low to Address Float <b>Commercial</b> Temp.	Typ. = 0	10	ns
T <sub>RLAZ</sub> <sup>(6)</sup>	$\overline{RD}$ or $\overline{WR}$ Low to Address Float <b>Extended</b> Temp.		25	ns
T <sub>LLRL</sub>	End of ALE/ $\overline{ADV}$ to $\overline{RD}$ or $\overline{WR}$ Active	T <sub>OSC</sub> - 40		ns
T <sub>LLAX</sub> <sup>(6)</sup>	Address Hold after End of ALE/ $\overline{ADV}$	T <sub>OSC</sub> - 40		ns
T <sub>WLWH</sub>	$\overline{WR}$ Pulse Width	3 T <sub>OSC</sub> - 35 <sup>(1)</sup>		ns
T <sub>QVWH</sub>	Output Data Valid to End of $\overline{WR}$ / $\overline{WRL}$ / $\overline{WRH}$	3 T <sub>OSC</sub> - 60 <sup>(1)</sup>		ns
T <sub>WHQX</sub>	Output Data Hold after $\overline{WR}$ / $\overline{WRL}$ / $\overline{WRH}$	T <sub>OSC</sub> - 50		ns
T <sub>WHLH</sub>	End of $\overline{WR}$ / $\overline{WRL}$ / $\overline{WRH}$ to ALE/ $\overline{ADV}$ High	T <sub>OSC</sub> - 75		ns
T <sub>RLRH</sub>	$\overline{RD}$ Pulse Width	3 T <sub>OSC</sub> - 30 <sup>(1)</sup>		ns
T <sub>RHLH</sub>	End of $\overline{RD}$ to ALE/ $\overline{ADV}$ High	T <sub>OSC</sub> - 45		ns
T <sub>CLL</sub> <sup>(3)</sup>	CLOCKOUT Low to ALE/ $\overline{ADV}$ Low	T <sub>OSC</sub> - 40	T <sub>OSC</sub> + 35	ns
T <sub>RHBX</sub> <sup>(3)</sup>	$\overline{RD}$ High to INST, $\overline{BHE}$ , AD8-15 Inactive	T <sub>OSC</sub> - 25	T <sub>OSC</sub> + 30	ns
T <sub>WHBX</sub> <sup>(3)</sup>	$\overline{WR}$ High to INST, $\overline{BHE}$ , AD8-15 Inactive	T <sub>OSC</sub> - 50	T <sub>OSC</sub> + 100	ns
T <sub>HLHH</sub>	$\overline{WRL}$ , $\overline{WRH}$ Low to $\overline{WRL}$ , $\overline{WRH}$ High	2 T <sub>OSC</sub> - 35	2 T <sub>OSC</sub> + 40	ns
T <sub>LLHL</sub>	ALE/ $\overline{ADV}$ Low to $\overline{WRL}$ , $\overline{WRH}$ Low	2 T <sub>OSC</sub> - 30	2 T <sub>OSC</sub> + 55	ns
T <sub>QVHL</sub>	Output Data Valid to $\overline{WRL}$ , $\overline{WRH}$ Low	T <sub>OSC</sub> - 60		ns

**NOTES:**

1. If more than one wait state is desired, add 3 T<sub>OSC</sub> for each additional wait state.
2. CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3 T<sub>OSC</sub> ± 10 ns if T<sub>OSC</sub> is constant and the rise and fall times on XTAL1 are less than 10 ns.
3. CLKOUT, INST and  $\overline{BHE}$  pins not bonded out on 64-lead package.
4. Max spec applies only to ALE. Min spec applies to both ALE and  $\overline{ADV}$ .
5. The term "Address Valid" applies to AD0-15,  $\overline{BHE}$  and INST.
6. The term "Address" in this specification applies to AD0-7 for 8-bit cycles, and AD0-15 for 16-bit cycles.

**WAVEFORM—SYSTEM BUS TIMINGS**




270795-18

**NOTES:**

1. 8-bit bus only.
2. 8-bit or 16-bit bus and write strobe mode selected.
3. When  $\overline{ADV}$  selected.
4. 8- or 16-bit bus and no write strobe mode selected.


**WAVEFORM—BUSWIDTH\* TIMINGS**



270795-19

\*Not available on 64-lead package.


WAVEFORM— $T_{RLPV}$



EXTERNAL CLOCK DRIVE


Symbol	Parameter	Min	Max	Units
$1/T_{OLOL}$	Oscillator Frequency	6	12	MHz
$T_{OHOX}$	High Time	25		ns
$T_{OLOX}$	Low Time	30		ns
$T_{OLOH}$	Rise Time		15	ns
$T_{OHOL}$	Fall Time		15	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts-up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the  $V_{IL}$  and  $V_{IH}$  specifications the capacitance will not exceed 20 pF.


**EXTERNAL CRYSTAL CONNECTIONS**




**EXTERNAL CLOCK CONNECTIONS**





**AC TESTING INPUT, OUTPUT WAVEFORMS**



**FLOAT WAVEFORMS**



**MINIMUM HARDWARE CONFIGURATION CIRCUITS**



**AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE**


**SERIAL PORT TIMING—SHIFT REGISTER MODE**

Test Conditions: Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
$T_{XLXL}$	Serial Port Clock Period	$8 T_{OSC}$		ns
$T_{XLXH}$	Serial Port Clock Falling Edge to Rising Edge	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
$T_{QVXH}$	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
$T_{XHQX}$	Output Data Hold After Clock Rising Edge	$2 T_{OSC} - 70$		ns
$T_{XHQV}$	Next Output Data Valid After Clock Rising Edge		$2 T_{OSC} + 50$	ns
$T_{DVXH}$	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
$T_{XHDX}$	Input Data Hold After Clock Rising Edge	0		ns
$T_{XHQZ}$	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

**WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE**

**SERIAL PORT WAVEFORM—SHIFT REGISTER MODE**



4

270795-21

**A/D CONVERTER SPECIFICATIONS**

The absolute conversion accuracy is dependent on the accuracy and stability of  $V_{REF}$ .

See the MCS-96 A/D Converter Quick Reference for definitions of A/D Converter terms.

Parameter	Typical*	Minimum	Maximum	Units**	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±4	LSBs	
Full Scale Error	-0.5 ±0.5			LSBs	
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±4	LSBs	
Differential Non-Linearity		> -1	+2	LSBs	
Channel-to-Channel Matching		0	±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients:					
Offset	0.009			LSB/°C	
Full Scale	0.009			LSB/°C	
Differential Non-Linearity	0.009			LSB/°C	
Off Isolation		-60		dB	1, 3
Feedthrough	-60			dB	1
$V_{CC}$ Power Supply Rejection	-60			dB	1
Input Series Resistance		1K	5K	Ω	4
DC Input Leakage		0	3.0	μA	
Sample Delay		3 $T_{OSC}$ - 50	3 $T_{OSC}$ + 50	ns	2
Sample Time		12 $T_{OSC}$ - 50	12 $T_{OSC}$ + 50	ns	
Sampling Capacitor			2	pF	

**NOTES:**

\* These values are expected for most devices at 25°C.

\*\* An "LSB", as used here, is defined in the MCS-96 A/D Converter Quick Reference and has a value of approximately 5 mV.

1. DC to 100 KHz.

2. For starting the A/D with an HSO Command.

3. Multiplexer Break-Before-Make Guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.



## OTP EPROM SPECIFICATIONS

### EPROM PROGRAMMING OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
$T_A$	Ambient Temperature during Programming	20	30	C
$V_{CC}$ , $V_{PD}$ , $V_{REF}^{(1)}$	Supply Voltages during Programming	4.5	5.5	V
$V_{EA}$	Programming Mode Supply Voltage	9.0	13.0	V <sup>(2)</sup>
$V_{PP}$	EPROM Programming Supply Voltage	12.50	13.0	V <sup>(2)</sup>
$V_{SS}$ , ANGND <sup>(3)</sup>	Digital and Analog Ground	0	0	V
$F_{OSC}^{(1)}$	Oscillator Frequency during Auto and Slave Programming	6.0	6.0	MHz
$F_{OSC}^{(2)}$	Oscillator Frequency during Run-Time Programming	6.0	12.0	MHz

#### NOTES:

- $V_{CC}$ ,  $V_{PD}$  and  $V_{REF}$  should nominally be at the same voltage during programming.
- $V_{EA}$  and  $V_{PP}$  must never exceed the maximum voltage for any amount of time or the device may be damaged.
- $V_{SS}$  and ANGND should nominally be at the same voltage (0V) during programming.

### AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
$T_{AVLL}$	ADDRESS/COMMAND Valid to PALE Low	0		$T_{OSC}$
$T_{LLAX}$	ADDRESS/COMMAND Hold After PALE Low	80		$T_{OSC}$
$T_{DVPL}$	Output Data Setup Before $\overline{PROG}$ Low	0		$T_{OSC}$
$T_{PLDX}$	Data Hold After $\overline{PROG}$ Falling	80		$T_{OSC}$
$T_{LLLH}$	PALE Pulse Width	180		$T_{OSC}$
$T_{PLPH}$	$\overline{PROG}$ Pulse Width	$250 T_{OSC}$	$100 \mu s + 144 T_{OSC}$	
$T_{LHPL}$	PALE High to $\overline{PROG}$ Low	250		$T_{OSC}$
$T_{PHLL}$	$\overline{PROG}$ High to Next PALE Low	600		$T_{OSC}$
$T_{PHDX}$	Data Hold After $\overline{PROG}$ High	30		$T_{OSC}$
$T_{PHVV}$	$\overline{PROG}$ High to $PVER/\overline{PDO}$ Valid	500		$T_{OSC}$
$T_{LLVH}$	PALE Low to $PVER/\overline{PDO}$ High	100		$T_{OSC}$
$T_{PLDV}$	$\overline{PROG}$ Low to VERIFICATION/DUMP Data Valid	100		$T_{OSC}$
$T_{SHLL}$	RESET High to First PALE Low (not shown)	2000		$T_{OSC}$

### DC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
$I_{PP}$	$V_{PP}$ Supply Current (Whenever Programming)		100	mA



## 8X97JF ERRATA

Devices covered by this data sheet (see Revision History) have the following errata.

## 1. INDEXED, 3 OPERAND MULTIPLY

The displacement portion of an indexed, three operand (byte or word) multiply may not be in the range of 200H thru 17FFH inclusive. If you must use these displacements, execute an indexed, two operand multiply and a move if necessary.

## 2. 8X97JF HIGH SPEED INPUTS

The High Speed Input (HSI) has three deviations from the specifications. Note that "events" are defined as one or more pin transitions. "Entries" are defined as the recording of one or more events.

- A. The resolution is nine states instead of eight states. Events occurring on the same pin more frequently than once every nine state times may be lost.
- B. A mismatch between the nine state HSI resolution and the eight state hardware timer causes one time-tag value to be skipped every nine timer counts. Events may receive a time tag one count later than expected.
- C. If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register, leaving the FIFO empty again. The next event that occurs will be the first event loaded into the empty FIFO. If the first two events into any **empty** FIFO (not counting the Holding Register) occur coincident with each other, both are recorded as one entry with one time-tag. If the second event occurs within 9 states after the first, the events will be entered separately with time-tags at least one count apart. If the second event enters the FIFO coincident with the "skipped" time-tag situation (see B above) the time-tags will be at least two counts apart.

## 3. RESERVED LOCATION 2019H

The 1990 Architectural Overview recommends that reserved location 2019H be filled with hex value FFH. The recommendation is now to fill 2019H with hex value 20H.

## 4. RESERVED LOCATION 201CH

Reading reserved location 201CH, either internally or externally, will return "201C" as data.

## 5. SERIAL PORT SECTION

Serial Port Flags—Reading SP\_STAT may not clear the TI or RI flag if that flag was set within two state times prior to the read. In addition, the parity error bit (RPE/RB8) may not be correct if it is read within two state times after RI is set. Use the following code to replace ORB sp\_image, SP\_STAT.

```
SP_READ: LDB TEMP, SP_STAT
          ORB SP_IMAGE, TEMP
          JBS TEMP,5,SP_READ; if TI
          is set then read again
          JBS TEMP,6,SP_READ; if RI
          is set then read again
          ANDB SP_IMAGE,#7FH; clear
          false RB8/RPE
          ORB SP_IMAGE, TEMP; load
          correct RB8/RPE
```