
HE8P1603 PRODUCT SPECIFICATION

1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. PIN ASSIGNMENT	3
4. BLOCK DIAGRAM	4
5. PIN DESCRIPTION	4
6. PROGRAM MEMORY (ROM)	5
7. DATA MEMORY (RAM)	5
7.1 RAM BANK LOCATION	5
7.2 SYSTEM REGISTER ARRANGEMENT (BANK 0)	6
8. ACCUMULATOR	8
8.1 CARRY FLAG	8
8.2 DECIMAL CARRY FLAG	8
8.3 ZERO FLAG	8
9. WORKING REGISTERS	8
9.1 Y, Z REGISTERS	8
9.2 LOOK-UP TABLE	9
9.3 ADDRESSING MODE	9
10. PROGRAM COUNTER	9
10.1 ONE ADDRESS SKIPPING	10
10.2 MULTI-ADDRESS JUMPING	10
11. STACK BUFFER	10
11.1 ACC & WORKING REGISTERS PROTECTION	11
12. OSCILLATOR	11
12.1 OSCM REGISTER	11
12.2 OSCILLATOR OPTION	12
12.3 INTERNAL LOW CLOCK	12

12.4	HIGH-LOW CLOCK EXCHANGE	12
12.5	0.5 SECOND RESTART FUNCTION	13
13.	GTMR PRESCALER	13
13.1	WARMUP TIME	13
13.2	WATCH DOG (WDOG) TIMER	14
14.	TIMER/EVENT COUNTER (TC0)	15
14.1	TC0M MODE REGISTER.....	15
14.2	TC0C COUNTING REGISTER	15
15.	INTERRUPT	16
15.1	INTEN INTERRUPT ENABLE REGISTER	16
15.2	INTRQ INTERRUPT REQUEST REGISTER	16
16.	I/O PORT	17
16.1	PORT MODE (PnM) REGISTER	17
16.2	PORT (Pn) DATA REGISTER.....	18
16.3	PORT 1 WAKEUP (P1W) REGISTER	18
17.	APPLICATION NOTE.....	19
18.	ABSOLUTE MAXIMUM RATING.....	20
19.	ELECTRICAL CHARACTERISTIC	20
20.	INSTRUCTION SET	21
21.	PACKAGE INFORMATION :	22

HE8P1603 8-bit micro-controller

1. GENERAL DESCRIPTION

The HE8P1603 is an 8-bit micro-controller utilized with CMOS technology fabrication and featured with low power consumption and high performance by its unique electronic structure. This chip is designed with the excellent IC structure, including the program memory up to 1024-word OTP ROM, 48 bytes of the data memory, one 8-bit timer/event counter, watch dog timer, two interrupt sources (TC0, INT0), 14 I/O pins and 4 levels stack buffer. Besides, the user can choose desired oscillator configurations for the controller. There are four external oscillator configurations to select for generating system clock, including high-performing crystal, ceramic resonator, cost-saving RC and internal RC oscillator.

2. FEATURES

- ◆ **Memory configuration**
OTP ROM size : 1024 * 16 bits.
RAM size : 48 * 8 bits.
- ◆ **I/O pin configuration (Total 14 pins)**
One input pin with interrupt function
Bi-direction Input/output ports : 13 pins
Five pins with wake-up function
- ◆ **Built-in voltage detector always enable to protect the Slow-Power on Reset, Fast-Power on Reset and the Brown-out Reset**
Standby current 100uA
- ◆ **56 powerful instructions**
All of instructions are 1 word with 1 or 2 cycles' execution.
Execution time : 1 cycle uses 4 clocks of oscillator.
All ROM area **JMP** instruction.
All ROM area Subroutine **CALL** instruction.
All ROM area lookup table function. (**MOVC** instruction)
- ◆ **Two interrupt sources :**
One internal interrupts : TC0
One external interrupt : INT0
- ◆ **Four levels stack buffer**
An 8-bit timer/event counter.
- ◆ A watchdog timer.
- ◆ Acceptable oscillator type :
Crystal or ceramic resonator speed up to 20MHz
RC oscillator type speed up to 10MHz
Internal RC oscillator 16KHz
- ◆ **Package :**
PDIP : 18
SOP : 18
SSOP : 20

3. PIN ASSIGNMENT

P1.2	1	U	18	P1.1	P1.2	1	U	20	P1.1
P1.3	2		17	P1.0	P1.3	2		19	P1.0
INT0/P0.0	3		16	XIN	INT0/P0.0	3		18	XIN
RST	4		15	XOUT/P1.4	RST	4		17	XOUT/P1.4
VSS	5		14	VDD	VSS	5		16	VDD
P2.0	6		13	P2.7	VSS	6		15	VDD
P2.1	7		12	P2.6	P2.0	7		14	P2.7
P2.2	8		11	P2.5	P2.1	8		13	P2.6
P2.3	9		10	P2.4	P2.2	9		12	P2.5
					P2.3	10		11	P2.4


HE8P1603P

HE8P1603S

HE8P1603
X

X:SSOP

4. BLOCK DIAGRAM



5. PIN DESCRIPTION

PIN NAME	TYPE	DESCRIPTION
P1.0 ~ P1.4	I/O	Port 1.0 ~ Port 1.4 bi-direction pins with sleep mode wake-up function
RST/VPP	I	System reset inputs pin. Schmitt trigger structure, active "low", normal stay to "high". During program op-code, this pin be pull to 12.5Vdc to reset internal address counter and to write data into OTP-ROM.
VDD, VSS	P	Power supply input pins.
P2.0 ~ P2.7	I/O	Port 2.0 ~ Port 2.7 bi-direction pins.
XIN	I	Oscillator input pin.
XOUT/P1.4	I/O	Oscillator output pin. RC Mode as the P1.4 I/O
P0.0/INT0	I	Port 0.0 and INT0 trigger pin with Schmitt trigger structure or wake-up from sleep mode

6. PROGRAM MEMORY (ROM)

The HE8P1603 provides the program memory up to 1024-word (1024 * 16 bits) to be addressed and is able to fetch instructions through 10-bit wide PC (Program Counter). It also can lookup ROM data by using ROM code registers (Y, Z). All of the program memory is partitioned into two coding areas, located from 000H to 00FH and from 010H to 3FFH. The former area is assigned for executing interrupt vector. And the later area is for storing instruction's OP-code and lookup table's data. *The last location (3FFH) of OTP ROM had been reserved, it can not be used by programming.*

OTP ROM	
000h	Reset vector
001h	
002h	
003h	
004h	Reserved
005h	“
006h	“
007h	“
008h	Interrupt vector
009h	.
00Ah	.
.	.
.	.
010h	General purpose area
.	.
.	.
.	.
.	.
.	.
3FEh	.
3FFh	Reserved

7. DATA MEMORY (RAM)

The HE8P1603 has built-in 48 bytes memory location to store general purpose data and built-in special purpose memory to work as system registers. These memory locations are allocated in RAM bank 0, first 48-byte (00H ~ 2FH) shared for general data memory and last 128 bytes (80H ~ FFH) shared for system registers.

7.1 RAM BANK LOCATION

RAM location	
00h	General purpose area
2Fh	End of Ram
80h	System registers
	“
	“
	“
	“
FFh	“

7.2 SYSTEM REGISTER ARRANGEMENT (BANK 0)

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0																
1																
8	-	-	R	Z	Y	-	PFLAG	-	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
B	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
C	P1W	P1M	P2M	-	-	-	-	-	INTRQ	INTEN	OSCM	-	-	-	PCL	PCH
D	P0	P1	P2	-	-	-	-	-	-	-	TC0M	TC0C	-	-	-	STKP
E	-	-	-	-	-	-	-	@YZ	-	-	-	-	-	-	-	-
F	-	-	-	-	-	-	-	-	STK3	STK3	STK2	STK2	STK1	STK1	STK0	STK0

PFLAG = ROM page and special flag register

R = Working register and ROM lookup data buffer

Y, Z = Working, @YZ and ROM addressing register

P0 ~ P2 = Port 0 to Port 2 data buffer

P1M ~ P2M = Port 1 to Port 2 input/output mode register

INTRQ = Interrupts' request register

INTEN = Interrupts' enable register

OSCM = Oscillator mode register

PCH, PCL = Program counter

TC0M = Timer/Event counter 0 mode register

TC0C = Timer/Event counter 0 counting register

STKP = Stack pointer buffer

STK0~STK3 = Stack 0 ~ stack 3 buffer

@YZ = RAM YZ indirect addressing index pointer

System register table

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
080H	-	-	-	-	-	-	-	-	-	-
081H	-	-	-	-	-	-	-	-	-	-
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Y
085H	-	-	-	-	-	-	-	-	-	-
086H	-	-	-	-	-	C	DC	Z	R/W	PFLAG
087H	-	-	-	-	-	-	-	-	-	-
0C0H	-	-	-	P14W	P13W	P12W	P11W	P10W	W	P1W wakeup register
0C1H	-	-	-	P14M	P13M	P12M	P11M	P10M	W	P1M I/O direction
0C2H	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M	W	P2M I/O direction
0C3H	-	-	-	-	-	-	-	-	-	-
0C4H	-	-	-	-	-	-	-	-	-	-
0C5H	-	-	-	-	-	-	-	-	-	-
0C6H	-	-	-	-	-	-	-	-	-	-
0C7H	-	-	-	-	-	-	-	-	-	-
0C8H	-	-	TC0IRQ	-	-	-	-	P00IRQ	R/W	INTRQ
0C9H	-	-	TC0IEN	-	-	-	-	P00IEN	R/W	INTEN
0CAH	WTCKS	WDRST	-	-	CPUM0	CLKMD	STPHX	-	R/W	OSCM
0CBH	-	-	-	-	-	-	-	-	-	-
0CCH	-	-	-	-	-	-	-	-	-	-
0CDH	-	-	-	-	-	-	-	-	-	-
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	-	-	-	-	-	-	PC9	PC8	R/W	PCH

(To be continued)

System register table

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
0D0H	-	-	-	-	-	-	-	P00	R	P0 data buffer
0D1H	-	-	-	P14	P13	P12	P11	P10	R/W	P1 data buffer
0D2H	P27	P26	P25	P24	P23	P22	P21	P20	R/W	P2 data buffer
0D3H	-	-	-	-	-	-	-	-	-	-
0D4H	-	-	-	-	-	-	-	-	-	-
0D5H	-	-	-	-	-	-	-	-	-	-
0D6H	-	-	-	-	-	-	-	-	-	-
0D7H	-	-	-	-	-	-	-	-	-	-
0D8H	-	-	-	-	-	-	-	-	-	-
0D9H	-	-	-	-	-	-	-	-	-	-
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	-	-	-	W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DCH	-	-	-	-	-	-	-	-	-	-
0DDH	-	-	-	-	-	-	-	-	-	-
0DEH	-	-	-	-	-	-	-	-	-	-
0DFH	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0	R/W	STKP stack pointer
0E0H	-	-	-	-	-	-	-	-	-	-
0E1H	-	-	-	-	-	-	-	-	-	-
0E2H	-	-	-	-	-	-	-	-	-	-
0E3H	-	-	-	-	-	-	-	-	-	-
0E4H	-	-	-	-	-	-	-	-	-	-
0E5H	-	-	-	-	-	-	-	-	-	-
0E6H	-	-	-	-	-	-	-	-	-	-
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0F0H									-	
0F1H									-	
0F2H									-	
0F3H									-	
0F4H									-	
0F5H									-	
0F6H									-	
0F7H									-	
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	-	STK3L
0F9H	-	-	-	-	-	-	S3PC9	S3PC8	-	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	-	STK2L
0FBH	-	-	-	-	-	-	S2PC9	S2PC8	-	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	-	STK1L
0FDH	-	-	-	-	-	-	S1PC9	S1PC8	-	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	-	STK0L
0FFH	-	-	-	-	-	-	S0PC9	S0PC8	-	STK0H

Note :

- All of register name had been declared in SN8ASM assembler.
- One-bit name had been declared in SN8ASM assembler with “F” prefix code.
- It will get a logic “H” data, when use instruction to check empty location.

8. ACCUMULATOR

The ACC is an 8-bits data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register.

PFLAG initial value = xxxx xxxx

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	-	-	-	-	-	C	DC	Z

8.1 CARRY FLAG

C = 1 : If executed arithmetic addition with occurring carry signal or executed arithmetic subtraction without borrowing signal or executed rotation instruction with shifting out logic "1".

C = 0 : If executed arithmetic addition without occurring carry signal or executed arithmetic subtraction with borrowing signal or executed rotation instruction with shifting out logic "0".

8.2 DECIMAL CARRY FLAG

DC = 1 : If executed arithmetic addition with occurring signal from low nibble or executed arithmetic subtraction without borrow signal from high nibble.

DC = 0 : If executed arithmetic addition without occurring signal from low nibble or executed arithmetic subtraction with borrow signal from high nibble.

8.3 ZERO FLAG

Z = 1 : After operation, the content of ACC is zero.

Z = 0 : After operation, the content of ACC is not zero.

9. WORKING REGISTERS

The locations 82H to 86H of RAM bank 0 in data memory stores the specially defined registers such as register R, Y, Z and PFLAG, respectively shown in the following table. These registers can use as the general purpose of working buffer and can also be used to access ROM's and RAM's data. For instance, all of the ROM's table can be looked-up with R, Y and Z registers. And the data of RAM memory can be indirectly accessed with Y and Z registers.

RAM	80H	81H	82H	83H	84H	85H	86H	87H
	-	-	R	Z	Y	-	PFLAG	-

9.1 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers. First, Y and Z registers can be used as working registers. Second, these two registers can be used as data pointers for @YZ register. Third, the registers can address ROM location in order to lookup ROM data.

Example: If want to read a data from RAM address 20H of bank_0, it can use indirectly addressing mode to access data as following

```

B0MOV  Y,#00H          ; To set RAM bank 0 for Y register
B0MOV  Z,#20H          ; To set location 20H for Z register
B0MOV  A,@YZ           ; To read a data into ACC

```


9.2 LOOK-UP TABLE

In the ROM's data lookup function, the Y register is pointed to the middle 8-bit and Z register to the lowest 8-bit data of ROM address. After MOVC instruction is executed, the low-byte data of ROM then will be stored in ACC and high-byte data stored in R register.

Example: To lookup ROM's data from location table_1

```

      B0MOV  Y, #TABLE1$M      ; To set lookup table's middle address.
      B0MOV  Z, #TABLE1$L      ; To set lookup table's low address.
      MOVC                      ; To lookup data, R = 00H, ACC = 35H
      .                      ;
      INCMS  Z                  ; To lookup next ROM's data
      NOP                      ;
      MOVC                      ; To lookup data, R = 51H, ACC = 05H
      .                      ;
      .                      ;
      .                      ;
TABLE1: DW      0135H           ; To define a word (16 bits) data
      DW      5105H           ; "
      DW      2012H           ; "
      .                      ;
      .                      ;

```

Note : The high-byte data of ROM can't be "00xxh".

9.3 ADDRESSING MODE

The HE8P1603 provides three addressing modes to access RAM data, including immediate mode, direct mode and indirect mode. The main purpose of these three different modes are described in the following table. The immediate addressing mode uses an immediate data to set up the location in (MOV A,#I, B0MOV M,#I) in ACC or specific RAM location. The directly addressing mode uses address number to access memory location (MOV A,12H, MOV 12H,A). The indirectly addressing mode is set an address in data pointer registers (Y/Z) and uses MOV instruction to read/write data between ACC and @YZ register (MOV A,@YZ, MOV @YZ,A).

Immediate addressing mode

```

      MOV    A,#12H            ; To set an immediate data 12H into ACC
      B0MOV  R,#28H            ; To set an immediate data 28H into R register

```

Directly addressing mode

```

      B0MOV  A,12H             ; To get a content of location 12H of bank 0 and save in ACC

```

Indirectly addressing mode with @YZ register

```

      CLR    Y                  ; To clear Y register
      B0MOV  Z,#16H             ; To set an immediate data 16H into Z register
      B0MOV  A,@YZ              ; Use data pointer @YZ reads a data from RAM location 016H into ACC

```

10. PROGRAM COUNTER

The program counter (PC) is an 10-bit binary counter separated into the high-byte 2 bits and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution. Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 9.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCH	-	-	-	-	-	-	PC9	PC8

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCL	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

PC Initial value = xxxx xx00 0000 0000

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0

10.1 ONE ADDRESS SKIPPING

If the condition of bit test instruction is match, the PC will add 2 steps to skip next instruction.

```

B0BTS1    FC                      ; To skip, if Carry_flag = 1
JMP        C0STEP                  ; else jump to C0STEP.

```

```

.
.
C0STEP:    NOP

```

10.2 MULTI-ADDRESS JUMPING

Users can jump round multi-address by either JMP instruction or ADD M,A instruction (M = PCL) to activate multi-address jumping function. If carry signal occurs after execution of ADD PCL,A, the carry signal will not affect PCH register.

Example : If PC = 0023H (PCH = 00H 、PCL = 23H)
;PC = 0023H

```

MOV        A,#28H
B0MOV      PCL,A                  ; Jump to address 0028H

```

;PC = 0028H

```

MOV        A,#00H
B0MOV      PCL,A                  ; Jump to address 0000H

```

Example : If PC = 0023H (PCH = 00H 、PCL = 23H)
;PC = 0023H

```

B0ADD      PCL,A                  ; PCL = PCL + ACC, the PCH can not be changed.
JMP        A0POINT                ; If ACC = 0, jump to A0POINT
JMP        A1POINT                ; ACC = 1, jump to A1POINT
JMP        A2POINT                ; ACC = 2, jump to A2POINT
JMP        A3POINT                ; ACC = 3, jump to A3POINT
.
.

```

11. STACK BUFFER

The stack buffer has up to 4-level areas and each level is 10-bit length. This buffer is designed to store PC's value while the interrupt service or call subroutine is executed. The STKP register is a pointer designed to point active level in order for kernel circuit to push or pop up PC's data from stack buffer. The STKP will decrease one level after the data is pushed into stack buffer and increase one level before data is popped up from stack buffer. Once interrupt occurs, the global interrupts will turn the enable bit (GIE) of STKP to be disable. And GIE will turn to be enable again, after RETI instruction is executed.

STKP initial value = 0xxx x111

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0

STKn initial value = xxxx xxxx xxxx xxxx, STKn = STKnH + STKnL (n = 7H ~ 4H)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	-	-	SnPC9	SnPC8

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0

11.1 ACC & WORKING REGISTERS PROTECTION

The HE8P1603 does not push ACC and working registers into stack buffer during interrupt execution. Thus, once interrupt occurs, these data must be stored in the data memory based on the user's program as follows:

; To declare variables in source program

```
ACCBUF      EQU      00H      ; To declare ACC_buffer at 00H in bank 0
PFLAGBUF    EQU      07H      ; To declare Page_flags_buffer at 07H in bank 0
```

Example : To push ACC and working registers


```
PUSHBUF:    BOXCH    ACCBUF,A      ; To push ACC into ACC_buffer
            B0MOV    A,PFLAG      ; A ← PFLAG
            B0MOV    PFLAGBUF,A    ; To push PFLAG into PFLAGBUF
```

Example : To pop ACC and working registers

```
POPBUF:     B0MOV    A,PFLAGBUF    ; To pop PFLAG register
            B0MOV    PFLAG,A      ;
            BOXCH    A,ACCBUF      ; To pop ACC
```

12. OSCILLATOR

The HE8P1603 has both the internal and external oscillator which can be RC, crystal, ceramic resonator and internal clock to generate system clock source. The user can select desired one of them to be the oscillator configuration of the chip. The chip featured with low power consumption by using its power down mode or internal low clock mode. The HE8P1603 will switch the system between normal mode to internal slow clock mode by setting CLKMD = 1. The chip can be awakened from the power down mode into normal mode by triggering Port 0 and Port 1. After the system wakeups, the STPHX bit and the CPUM0 bit will reset to "0", and turn on both the internal low clock and the external clock automatically.



12.1 OSCM REGISTER

OSCM initial value = 0XXX 000X

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	WTCKS	WDRST	-	-	CPUM0	CLKMD	STPHX	-

WTCKS: Watch-dog clock source select bit. 0 = fcpu , 1 = internal RC low clock

CLKMD: High/Low speed mode selects bit. 0 = normal (dual) mode, 1 = internal RC mode.

STPHX : To stop high-speed oscillator controls bit. 0 = free run, 1 = stop.

CPUM0: CPU operating mode control bit. 0 = operating, 1 = sleep (power down), turn off both the hi-clock and low-clock

The oscillator's warm up time can be set by the SWARM Code option of OSC Code option , 01(Low Speed 32Khz) = 13th, other = 18th

Note : To recommend execution a NOP instruction after changing CPU operating mode..

Example : To switch cpu operating from the normal operation mode to the power down mode.

```
N2SLEEP:                                ; The warm up time must be set by the code(mask) option for wakeup.
      B0BSET    CPUM0                    ; Turn off both the internal RC clock and the external clock
      NOP                                           ;
```

12.2 Oscillator Option


- Code Option content (Setting in the Assembler software)

The HE8P1603 can be operated in four different oscillator modes. The user can program two configuration bits (FOSC<1:0>) to select one of these four modes:

• RC	00	turn on the P1.4 from the Xout pin
• Low Speed X'tal 32Khz ~ 200Khz	01	affect the warm-up and watch-dog
• High Speed X'tal 12Mhz	10	
• 4Mhz X'tal	11	

12.3 INTERNAL LOW CLOCK

HE8P1603 builds in a internal RC clock. It is a low clock for slow mode. Under slow mode, all instructions still run as normal mode. The frequency is about 16 KHz, and the power consumption is just only 15uA in VDD = 3V status (external oscillator stops). CLKMD bit of OSCM register is to switch system high/low clock. CLKMD = 0 is high clock (external oscillator). CLKMD = 1 is low clock (internal RC). The characteristic between RC and VDD is as following.



12.4 HIGH-LOW CLOCK EXCHANGE

System is in slow mode (internal low clock). The external oscillator stops (STPHX = 1). If system goes to normal mode, users have to make a delay time for external oscillator stable by programming. The delay time is equal to $1/Fosc * 2048$. External oscillator frequency is 3.58MHz. The routine is as following.

```
; Normal mode to slow mode routine
      B0BSET    FCLKMD                    ; Switch system clock to low clock (internal RC)
```

```

B0BSET      FSTPHX      ; Stop high clock (external oscillator)

```

```

; Slow mode to normal mode routine

```

```

B0BCLR      FSTPHX      ; Enable external oscillator (high clock)

```

```

NOP          ; Delay time routine
NOP
NOP

```

```

B0BCLR      FCLKMD      ; Switch to normal mode (high speed mode)

```

```

.
.
.

```

1/Fosc * 2048 of @3.58MHz is equal to 0.57ms. One instruction cycle of internal low clock (16KHz) is equal to 0.25ms. 1/Fosc * 2048 is about 3 instruction cycles of internal low clock. That is 3 **NOPs**.

12.5 0.5 SECOND RESTART FUNCTION

Combining internal RC and watch dog can make 0.5sec restart function. This function is applied to power saving status and other applications using 0.5sec timer. Select watch dog clock source to internal low clock. The watch dog clock is 32Hz. And make a routine let watch dog timer overflow. The program will restart from ORG0. The overflow time is 0.5sec in VDD = 3V. The demo program is as following.

```

; 0.5sec restart routine

```


```

B0BSET      FWTCKS      ; Set watch dog clock is internal RC
B0BSET      FWDRST      ; Reset watch dog timer
.
.
.
; Watch dog timer overflow and system restart from ORG0

```

13. GTMR PRESCALER

The GTMR pre-scaler is an 18-bit binary up counter designed to count a precision timing for watchdog timer and HX oscillator warm up time applications. There are two clock sources for GTMR pre-scaler selection. One is Fosc/4 for all of function operation and the other is fhxosc for operating CPU warm up.



13.1 WARMUP TIME

There are two type warm-up timer designed for the different speed of oscillator. In actual application, user can set SWARM control bit in the Code Option. The SWARM control bit sets the Wdrate .

Example 1: Set the Swarm bit = 0 for the High Speed Oscillator, --> the Wdrate = 0

The Swarm bit = 0 --> the Warm-up time is $1/(f_{hxosc} \div 2^{18}) = 73.2\text{ms}$ @ 3.58 MHz
 The Wdrate bit = 0 --> the Watch-Dog timer is count by $1/(f_{cpu} \div 2^{14} \div 16) = 293\text{ms}$ @ 3.58 MHz

Example 2 : Set the Swarm bit = 1 for the Low Speed Oscillator, --> the Wdrate = 1

The Swarm bit = 0 --> the Warm-up time is $1/(f_{hxosc} \div 2^{13}) = 250\text{ms}$ @ 32768 Hz
 The Wdrate bit = 0 --> the Watch-Dog timer is count by $1/(f_{cpu} \div 2^8 \div 16) = 0.5\text{S}$ @ 32768 Hz

Example 3 :

HX_osc	SWARM	Warm up time
3.58 MHz	0	$1/(f_{hxosc} \div 2^{18}) = 73.2 \text{ mS}$
32768Hz	1	$1/(f_{hxosc} \div 2^{13}) = 250 \text{ ms}$

13.2 WATCH DOG (WDOG) TIMER

The watchdog timer (WDTMR) is a 4-bit binary up counter designed for monitoring program execution. If the program is operated into the unknown status by noise interference, WDC's overflow signal will reset this chip to restart operation. In normal operation flow, the user must insert an instruction before overflow occurs to reset WDC timer to prevent the program from unexpected system reset. In order to generate different output timings, the user can control WDC by modifying Wdrate bits of the Code_Option . This timer will be disabled at sleep modes.

OSCM initial value = 0XXX 000X

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	WTCKS	WDRST	-	-	CPUM0	CLKMD	STPHX	-

WDRST : Watch dog timer reset bit. 0 = Non reset, 1 = clear the watchdog timer's counter

WTCKS: Watch-dog clock source select bit 0 : fcpu , 1: internal RC low clock (32Hz)

Example :

Wdrate	Watchdog overflow time
0	$1/(f_{cpu} \div 2^{14} \div 16) = 293 \text{ ms}$ @ 3.58 MHz
0	$1/(f_{cpu} \div 2^{14} \div 16) = 64 \text{ S}$ @ 16384Hz
1	$1/(f_{cpu} \div 2^8 \div 16) = 4.5 \text{ ms}$ @ 3.58MHz
1	$1/(f_{cpu} \div 2^8 \div 16) = 1\text{S}$ @ 16384Hz
Watch-dog clock is internal RC low clock	$1/(32 \div 16) = 0.5\text{S}$ @ 32Hz

Note : The watch dog timer can be enabled and be disabled by mask option.

The Wdrate can be set by the code option.

An operation of watch-dog timer is as follows:


Main:

```

B0BSET      FWDRST          ; Clear the watchdog timer's counter
Call        sub1
Call        sub2
XXX
Jmp         main
  
```

14. TIMER/EVENT COUNTER (TC0)

The TC0 is an 8-bit binary up timer and event counter, using TC0M register to select TC0C's clock source from GTMR or from external INT0 pin (falling edge trigger) for counting a precision time. If TC0 timer occurs an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger TC0 interrupt to request interrupt service.



14.1 TC0M MODE REGISTER

TC0M initial value = 0xxx xxxx

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0RATE2	TC0RATE1	TC0RATE0	TC0CKS	-	-	-

TC0ENB : TC0 counter enable bit. 0 = disable, 1 = enable.

TC0RATE : TC0 internal clock select bits. 000 = fcpu/256, 001 = fcpu/128, ..., 110 = fcpu/4, 111 = fcpu/2.

TC0CKS : TC0 clock source select bit. 0 = Internal clock source, 1 = External clock source (INT0/P0.0).

14.2 TC0C COUNTING REGISTER

TC0C initial value = xxxx xxxx

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	x	x	x	x	x	x	x	x

The maximum interval time of TC0 interrupt as follow

TC0RATE	TC0CLOCK	High speed mode (fcpu = 3.58MHz / 4)	
		Max overflow interval	One step = max/256
000	fcpu/256	73.2 ms	286us
001	fcpu/128	36.6 ms	143us
010	fcpu/64	18.3 ms	71.5us
011	fcpu/32	9.15 ms	35.8us
100	fcpu/16	4.57ms	17.9us
101	fcpu/8	2.28ms	8.94us
110	fcpu/4	1.14ms	4.47us
111	fcpu/2	0.57ms	2.23us

Note 1: The initial value of TC0C register is calculated as follows

$$TC0C \text{ initial value} = 256 - (TC0 \text{ interrupt interval time} * \text{input clock})$$

Note 2: The TC0 timer must be disabled to modify TC0C's value.

Example : To use TC0 generate 15 ms interrupt time at 3.58MHz high speed mode. TC0C value (97H) = $256 - (15\text{ms} * \text{fcpu} / 128)$


```

B0BCLR  FTC0IEN          ; To disable TC0 interrupt service
B0BCLR  FTC0ENB          ; To disable TC0 timer
MOV      A,#10H          ;
B0MOV    TC0M,A          ; To select TC0 clock = fcpu / 128
MOV      A,#97H          ;
B0MOV    TC0C,A          ; To set TC0 interval time = 15 ms
B0BSET   FTC0IEN          ; To enable TC0 interrupt service
B0BCLR   FTC0IRQ          ; To clear TC0 interrupt request
B0BSET   FTC0ENB          ; To enable TC0 timer

```

15. INTERRUPT

The HE8P1603 provides two interrupt sources, including one internal interrupt (TC0) and one external interrupt (INT0). These external interrupts can warm up the chip while the system is switched from power-down to high-speed mode. The external clock input pins of TC0 is shared with P0.0 pin. Beside this, P0 and P1 pins can work with warm up function. Once interrupt service is executed, the GIE bit in STKP register will clear to “0” for stopping other interrupt request. On the contrast, when interrupt service exits, this bit will set to “1” to accept the next interrupts’ request. All of the interrupt request signals are stored in INTRQ register. The user can program the chip to check INTRQ’s content for setting executive priority.



15.1 INTEN INTERRUPT ENABLE REGISTER

INTEN initial value = xx0x xxx0

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	-	-	TC0IEN	-	-	-	-	P00IEN

P00IEN : External INT0 interrupt control bit. 0 = disable, 1 = enable.

TC0IEN : Timer/event counter 0 interrupt control bit. 0 = disable, 1 = enable.

15.2 INTRQ INTERRUPT REQUEST REGISTER

INTRQ initial value = xx0x xxx0

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	-	-	TC0IRQ	-	-	-	-	P00IRQ

P00IRQ : External INT0 interrupt request control bit. 0 = non request, 1 = request.

TC0IRQ : TC0 timer/event counter interrupt request controls bit. 0 = non request, 1 = request.

Example : Interrupt service routine

```

ORG      0008H          ;
INTR0:   B0MOV    ACCBUF,A      ; To push ACC
          B0MOV    A,PFLAG      ; To push PFLAG register
          B0MOV    PFLAGBUF,A   ; "
          B0BTS0   FP00IRQ      ; To skip, if P0.0 did not have interrupt request
          JMP      P00INTR      ;

```



```

        B0BTS0  FTC0IRQ      ; To skip, if TC0 did not have interrupt request
        JMP     T0INTR      ;
        .        .          ;
        .        .          ;
        .        .          ;
        .        .          ;
QINTRS:  B0MOV   A,PFLAGBUF  ; To pop PFLAG register
        B0MOV   PFLAG,A     ;
        B0XCH   A,ACCBUF    ; To pop ACC
        RETI    .           ; To exit interrupt routine
        .        .          ;
        .        .          ;


P00INTR:  B0BCLR  FP00IRQ    ; To clear P0.0IRQ bit for waiting next time request
        .        .          ;
        .        .          ;
        .        .          ;
        JMP     QINTRS      ;
        .        .          ;
        .        .          ;
        .        .          ;

TC0INTR:  B0BCLR  FTC0IRQ    ; To clear TC0 interrupt request bit for waiting next time request
        .        .          ;
        .        .          ;
        .        .          ;
        JMP     QINTRS      ;
        .        .          ;
        .        .          ;

```

16. I/O PORT

The HE8P1603 provides 3 ports for users' application, consisting of one input port (P0) and two I/O ports (P1, P2). The direction of I/O port is selected by PnM register. After the system resets, these ports work as input port without pull up resistors. If the user want to read-in a signal from I/O pin, it recommends to switch I/O pin as input mode to execute read-in instruction. (B0BTS0 M.b, B0BTS1 M.b or B0MOV A,M).



Note : All of the latch output circuits are push-pull structures.

16.1 PORT MODE (PnM) REGISTER

PnM initial value = 0000 0000

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PnM	Pn7M	Pn6M	Pn5M	Pn4M	Pn3M	Pn2M	Pn1M	Pn0M

Pn.M : The n expressed 1 ~ 2.

Pn7M ~ Pn0M : Port n.7 ~ Port n.0 input/output mode control bit. 0 = input, 1 = output.

16.2 PORT (Pn) DATA REGISTER

Pn initial value = xxxx xxxx

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Pn	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	Pn0

Pn : The n expressed 0 ~ 2.

Pn7 ~ Pn0 : Port n.7 ~ Port n.0 input/output data bit. 0 = logic “Low”, 1 = Logic “High”.

16.3 PORT 1 WAKEUP (P1W) REGISTER

In the power down mode , any one pin of port 1 has a logic “L” signal, it can wakeup this chip into normal mode operation. In this case, the P1.n pin must be set to input mode by P1M control and its wakeup function is programmed by P1W register.


P1W initial value = xxx0 0000

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	-	-	-	P14W	P13W	P12W	P11W	P10W

P1nW : Port 1.n wakeup control bit. 0 = without wakeup function, 1 = with wakeup function.


17. APPLICATION NOTE

TYPICAL RESET APPLICATION CIRCUIT FOR EXTERNAL MODE



The HE8P1603 had been built-in voltage detector, also it can be worded as slave to accept “low” pulse signal from external master device to reset this chip.

OSCILLATOR APPLICATION CIRCUIT FOR EXTERNAL MODE



The output frequency of RC type oscillator as follow:

Cxin	Rx	fosc. (Vdd = 3.0V)	fosc. (Vdd = 5.0V)
20pf	1KΩ	5.5MHz	7.1MHz
	3.3KΩ	2.6MHz	3MHz
	5.1KΩ	1.9MHz	2.1MHz
	10KΩ	1MHz	1.2MHz
	100KΩ	132KHz	131KHz

Mask option table

Function	Option value = 0	Option value = 1	Remark
HXRC 00	RC type	-	RC Oscillator and divide by 2
HXRC 01	X'TAL type	-	32Khz
HXRC 10	X'TAL type	-	12Mhz
HXRC 11	X'TAL type	-	4Mhz
SWARM	$f_{hosc} \div 2^{18}$	$f_{hosc} \div 2^{13}$	The Warm-up timer
	$f_{cpu} \div 2^{14} \div 16$	$f_{cpu} \div 2^8 \div 16$	The Watch-dog timer
Watch dog timer	Enable	Disable	
OTP security	Enable	Disable	

18. ABSOLUTE MAXIMUM RATING

(All of the voltages referenced to Vss)

Supply voltage (Vdd)	- 0.3V ~ 6.0V
Input in voltage (Vin)	Vss - 0.2V ~ Vdd + 0.2V
Operating ambient temperature (Topr)	0°C ~ + 70°C
Storage ambient temperature (Tstor)	-30°C ~ + 125°C
Power consumption (Pc)	500 mW

19. ELECTRICAL CHARACTERISTIC

(All of voltages referenced to Vss, Vdd = 5.0V, fosc = 3.579545 MHz, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.	DESCRIPTION	MIN.	TYP.	MAX.	UNIT	
Operating voltage	Vdd	Normal mode, Vpp = Vdd	2.4	5.0	5.5	V	
		Programming mode, Vpp = 12.5V	4.5	5.0	5.5		
Reset pin input voltage	ViH	Reset pin high level	0.7Vdd	-	-	V	
	ViL	Reset pin low level	-	-	0.3Vdd		
Reset pin leakage current	ILekg	Vin = Vdd	-	-	1	uA	
I/P port input voltage	ViH	Port 0 input voltage.	-	0.7Vdd	-	V	
	ViL		-	0.3Vdd	-		
	ViH	Port 1 and Port 2 input voltage.	-	0.6Vdd	-	V	
	ViL		-	0.4Vdd	-		
I/P port input leakage current	Ilekg	Vin = Vdd or Vin = Vss	-	-	2	uA	
Port1 output source current sink current	IoH	Vop = Vdd - 0.5V	-	15	-	mA	
	IoL	Vop = Vss + 0.5V	-	15	-		
Port2 output source current sink current	IoH	Vop = Vdd - 0.5V	-	15	-	mA	
	IoL	Vop = Vss + 0.5V	-	15	-		
INTn trigger pulse width	Tint0	INT0 interrupt request pulse width	2/fcpu	-	-	cycle	
Oscillator frequency	fhxosc	Crystal type or ceramic resonator	0.03	20	-	MHz	
		Vdd = 3V, RC type for external mode	0.03	8	-		
		Vdd = 5V, RC type for external mode	0.03	15	-		
Supply Current	Idd1	Run Mode	Vdd= 5V 4Mhz	-	5	8.5	mA
			Vdd= 3V 4Mhz	-	1.5	3	mA
			Vdd= 3V 32768Hz	-	145	300	uA
	Idd2	Internal RC mode (16KHz)	Vdd= 5V	-	250	450	uA
			Vdd= 3V	-	120	200	uA
	Idd3	Stop mode	Vdd= 5V	-	200	360	uA
			Vdd= 3V	-	100	180	uA
Internal POR	Vpor	Internal POR detect level	-	2.6	-	V	
Low Voltage Detector current	Ivdet	Low voltage detector operating current	-	100	180	uA	

The current of the power down mode is dominated by the low voltage detector.

Notes:

1. The HE8P1602 LVD function must be turn on/off by the assembler option.
2. The HE8P1603 LVD function always turn on at the power on period. The standby current of the HE8P1603 is about 100uA.

20. INSTRUCTION SET

Field	Mnemonic	Description	C	DC	Z	Cycle
MOV O V E	MOV A,M	$A \leftarrow M$	-	-	√	1
	MOV M,A	$M \leftarrow A$	-	-	-	1
	B0MOV A,M	$A \leftarrow M$ (bank 0)	-	-	√	1
	B0MOV M,A	M (bank 0) $\leftarrow A$	-	-	-	1
	MOV A,I	$A \leftarrow I$	-	-	-	1
	B0MOV M,I	$M \leftarrow I$, (M = Working registers, RBANK & PFLAG)	-	-	-	1
	XCH A,M	$A \leftrightarrow M$	-	-	-	1
	B0XCH A,M	$A \leftrightarrow M$ (bank 0)	-	-	-	1
	MOV C	$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
A R I T H M E T C	ADC A,M	$A \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√	√	1
	ADC M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√	√	1
	ADD A,M	$A \leftarrow A + M$, if occur carry, then C=1, else C=0	√	√	√	1
	ADD M,A	$M \leftarrow M + A$, if occur carry, then C=1, else C=0	√	√	√	1
	B0ADD M,A	M (bank 0) $\leftarrow M$ (bank 0) + A, if occur carry, then C=1, else C=0	√	√	√	1
	ADD A,I	$A \leftarrow A + I$, if occur carry, then C=1, else C=0	√	√	√	1
	SBC A,M	$A \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√	√	1
	SBC M,A	$M \leftarrow A - M - /C$, if occur borrow, then C=0, else C=1	√	√	√	1
	SUB A,M	$A \leftarrow A - M$, if occur borrow, then C=0, else C=1	√	√	√	1
	SUB M,A	$M \leftarrow A - M$, if occur borrow, then C=0, else C=1	√	√	√	1
L O G I C	SUB A,I	$A \leftarrow A - I$, if occur borrow, then C=0, else C=1	√	√	√	1
	DAA	To adjust ACC's data format from HEX to DEC.	√	-	-	1
	AND A,M	$A \leftarrow A \text{ and } M$	-	-	√	1
	AND M,A	$M \leftarrow A \text{ and } M$	-	-	√	1
	AND A,I	$A \leftarrow A \text{ and } I$	-	-	√	1
	OR A,M	$A \leftarrow A \text{ or } M$	-	-	√	1
	OR M,A	$M \leftarrow A \text{ or } M$	-	-	√	1
	OR A,I	$A \leftarrow A \text{ or } I$	-	-	√	1
P R O C E S S	XOR A,M	$A \leftarrow A \text{ xor } M$	-	-	√	1
	XOR M,A	$M \leftarrow A \text{ xor } M$	-	-	√	1
	XOR A,I	$A \leftarrow A \text{ xor } I$	-	-	√	1
	SWAP M	$A(b3 \sim b0, b7 \sim b4) \leftarrow M(b7 \sim b4, b3 \sim b0)$	-	-	-	1
	SWAPM M	$M(b3 \sim b0, b7 \sim b4) \leftarrow M(b7 \sim b4, b3 \sim b0)$	-	-	-	1
	RRC M	$A \leftarrow RRC M$	√	-	-	1
	RRCM M	$M \leftarrow RRC M$	√	-	-	1
	RLC M	$A \leftarrow RLC M$	√	-	-	1
	RLCM M	$M \leftarrow RLC M$	√	-	-	1
	CLR M	$M \leftarrow 0$	-	-	-	1
S B O B S E T	BCLR M.b	$M.b \leftarrow 0$	-	-	-	1
	BSET M.b	$M.b \leftarrow 1$	-	-	-	1
	B0BCLR M.b	$M(bank 0).b \leftarrow 0$	-	-	-	1
	B0BSET M.b	$M(bank 0).b \leftarrow 1$	-	-	-	1
			-	-	-	1
B R A N C H	CMPRS A,I	$ZF,C \leftarrow A - I$, If A = I, then skip next instruction	√	-	√	1 + S
	CMPRS A,M	$ZF,C \leftarrow A - M$, If A = M, then skip next instruction	√	-	√	1 + S
	INCS M	$A \leftarrow M + 1$, If A = 0, then skip next instruction	-	-	-	1 + S
	INCMS M	$M \leftarrow M + 1$, If M = 0, then skip next instruction	-	-	-	1 + S
	DECS M	$A \leftarrow M - 1$, If A = 0, then skip next instruction	-	-	-	1 + S
	DECMS M	$M \leftarrow M - 1$, If M = 0, then skip next instruction	-	-	-	1 + S
	BTS0 M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1 M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0 M.b	If M(bank 0).b = 0, then skip next instruction	-	-	-	1 + S
	B0BTS1 M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
J M P C A L L	JMP d	$PC15/14 \leftarrow RomPages1/0, PC13 \sim PC0 \leftarrow d$	-	-	-	2
	CALL d	$Stack \leftarrow PC15 \sim PC0, PC15/14 \leftarrow RomPages1/0, PC13 \sim PC0 \leftarrow d$	-	-	-	2
M I S T	RET	$PC \leftarrow Stack$	-	-	-	2
	RETI	$PC \leftarrow Stack$, and to enable global interrupt	-	-	-	2
	NOP	No operation	-	-	-	1


Note : a). Working registers = R, Y and Z

b). The memory is access to location RAM[Y,Z], if M = @YZ (located at address E7H in RAM bank 0).

c). All instructions are one cycle except for program branch and PC update which are two cycles.

21. PACKAGE INFORMATION :


P-DIP18 pin :



Symbols	MIN.	NOR.	MAX.
A	-	-	0.210
A1	0.015	-	-
A2	0.125	0.130	0.135
D	0.880	0.900	0.920
E	0.300BSC.		
E1	0.245	0.250	0.255
L	0.115	0.130	0.150
e B	0.335	0.355	0.375
θ°	0	7	15

UNIT : INCH


SOP18 pin:



Symbols	MIN.	MAX.
A	0.093	0.104
A1	0.004	0.012
D	0.447	0.463
E	0.291	0.299
H	0.394	0.419
L	0.016	0.050
θ°	0	8

UNIT : INCH

SSOP20 pin:



Symbols	DIMENSION (MM)			DIMENSION (MIL)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	1.35	1.60	1.75	53	63	69
A1	0.10	0.15	0.25	4	6	10
A2	-	-	1.50	-	-	59
b	0.20	0.254	0.30	8	10	12
b1	0.20	0.254	0.28	8	11	11
C	0.18	0.203	0.25	7	8	10
C1	0.18	0.203	0.23	7	8	9
D	8.56	8.66	8.74	337	341	344
E	5.80	6.00	6.20	228	236	244
E1	3.80	3.90	4.00	150	154	157
e	0.635 BSC			25 BSC		
h	0.25	0.42	0.50	10	17	20
L	0.40	0.635	1.27	16	25	50
L1	1.00	1.05	1.10	39	41	43
ZD	1.50 REF			58 REF		
Y	-	-	0.10	-	-	4
θ°	0°	-	8°	0°	-	8°