

## FEATURES:


- 256 Megabit ( 4-Meg X 16-Bit X 4-Banks)
- RAD-PAK<sup>®</sup> radiation-hardened against natural space radiation
- Total Dose Hardness:  
>100 krad (Si), depending upon space mission
- Excellent Single Event Effects:  
SEL<sub>TH</sub> > 85 MeV/mg/cm<sup>2</sup> @ 25°C
- JEDEC Standard 3.3V Power Supply
- Operating Current: 115 mA
- Clock Frequency: 100 MHz Operation
- Operating temperature: -55 to +125 °C
- Auto Refresh
- Single pulsed RAS
- 2 Burst Sequence variations  
Sequential (BL = 1/2/4/8)  
Interleave (BL = 1/2/4/8)
- Programmable  $\bar{C}AS$  latency: 2/3
- Power Down and Clock Suspend Modes
- LVTTTL Compatible Inputs and Outputs
- Package: 72-Pin RAD-PAK<sup>®</sup> Flat Package

## DESCRIPTION:

Maxwell Technologies' Synchronous Dynamic Random Access Memory (SDRAM) is ideally suited for space applications requiring high performance computing and high density memory storage. As microprocessors increase in speed and demand for higher density memory escalates, SDRAM has proven to be the ultimate solution by providing bit-counts up to 256 Mega Bits and speeds up to 100 Megahertz. SDRAMs represent a significant advantage in memory technology over traditional DRAMs including the ability to burst data synchronously at high rates with automatic column-address generation, the ability to interleave between banks masking pre-charge time.

Maxwell Technologies' patented RAD-PAK<sup>®</sup> packaging technology incorporates radiation shielding in the micro-circuit package. It eliminates the need for box shielding for a lifetime in orbit or space mission. In a typical GEO orbit, RAD-PAK<sup>®</sup> provides greater than 100 krad(Si) radiation dose tolerance. This product is available with screening up to Maxwell Technologies self-defined Class K.

Pinout Description



Pin Descriptions

Pin Name	Function
PKGGND	Package Ground
A0 to A12	Address Input
BA0, BA1	Row Address A0 to A12 Column Address A0 to A8 Bank Select Address BA0/BA1 (BS)
DQ0 to DQ15	Data-Input/Output
CS\	Chip Select
RAS\	Row Address Strobe
CAS\	Column Address Strobe
WE\	Write Enable
DQMU/DQML	Input/Output Mask
CLK	Clock Input
CKE	Clock Enable
Vcc	Power for internal circuits
Vss	Ground for internal circuits
VccQ	Power for DQ circuits
VssQ	Ground for DQ circuits
NC	No Connection

TABLE 1. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MAX	UNIT
Voltage on any pin relative to $V_{SS}$	$V_{IN}$ $V_{OUT}$	-0.5 to $V_{CC} + 0.5$ ( $< 4.6(max)$ )	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Short circuit output current	$I_{OUT}$	50	mA
Power Dissipation	$P_D$	1.0	W
Thermal Resistance	$T_{jC}$	1.5	$^{\circ}C/W$
Operating Temperature	$T_{OPR}$	-55 to +125	$^{\circ}C$
Storage Temperature	$T_{STG}$	-65 to +150	$^{\circ}C$

TABLE 2. RECOMMENDED OPERATING CONDITIONS

( $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{DDQ} = 3.3V \pm 0.3V$ ,  $T_A = -55$  TO  $125^{\circ}C$ , UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	$V_{CC}, V_{CCQ}^{1,2}$	3.0	3.6	V
	$V_{SS}, V_{SSQ}^3$	0	0	V
Input High Voltage	$V_{IH}^{1,4}$	2.0	$V_{CC} + 0.3$	V
Input Low Voltage	$V_{IL}^{1,5}$	-0.3	0.8	V

- All voltage referred to  $V_{SS}$
- The supply voltage with all  $V_{CC}$  and  $V_{CCQ}$  pins must be on the same level
- The supply voltage with all  $V_{SS}$  and  $V_{SSQ}$  pins must be on the same level
- $V_{IH} (max) = V_{CC} + 2.0V$  for pulse width  $< 3ns$  at  $V_{CC}$
- $V_{IL} (min) = V_{SS} - 2.0V$  for pulse width  $< 3ns$  at  $V_{SS}$

TABLE 3. DELTA LIMITS

PARAMETER	DESCRIPTION	VARIATION <sup>1</sup>
$I_{CC1}$	Operating Current	$\pm 10\%$
$I_{CC2P}, I_{CC2PS}, I_{CC2N}, I_{CC2NS}$	Standby Current in Power Down	$\pm 10\%$
$I_{CC3P}, I_{CC3PS}, I_{CC3N}, I_{CC3NS}$	Active Standby Current	$\pm 10\%$

1.  $\pm 10\%$  of value specified in table 4

TABLE 4. DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{CCQ} = 3.3V \pm 0.3V$ ,  $T_A = -55$  TO  $125^{\circ}C$ , UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	TEST CONDITIONS	SUBGROUPS	MIN	MAX	UNITS
Operating Current <sup>1,2,3</sup>	$I_{CC1}$	Burst length = 1	CAS Latency = 2	1, 2, 3		115
		$t_{RC} = \text{min}$	CAS Latency = 3			115
Standby Current in Power Down <sup>4</sup>	$I_{CC2P}$	CKE = $V_{IL}$ $t_{CK} = 12 \text{ ns}$	1, 2, 3		3	mA

TABLE 4. DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.3V \pm 0.3V, V_{CCQ} = 3.3V \pm 0.3V, T_A = -55 \text{ TO } 125^\circ\text{C}, \text{ UNLESS OTHERWISE SPECIFIED})$ 

PARAMETER	SYMBOL	TEST CONDITIONS	SUBGROUPS	MIN	MAX	UNITS
Standby Current in Power Down (input signal stable) <sup>5</sup>	$I_{CC2PS}$	$CKE = V_{IL}$ $t_{CK} = 0$	1, 2, 3		2	mA
Standby Current in non power down <sup>6</sup>	$I_{CC2N}$	$CKE, \overline{CS} = V_{IH}$ $t_{CK} = 12 \text{ ns}$	1, 2, 3		20	mA
Standby Current in non power down (Input signal stable) <sup>7</sup>	$I_{CC2NS}$	$CKE = V_{IH}$ $t_{CK} = 0$	1, 2, 3		9	mA
Active standby current in power down <sup>1,2,4</sup>	$I_{CC3P}$	$CKE = V_{IL}$ $t_{CK} = 12 \text{ ns}$	1, 2, 3		4	mA
Active standby current in power down (input signal stable) <sup>2,5</sup>	$I_{CC3PS}$	$CKE = V_{IL}$ $t_{CK} = 0$	1, 2, 3		3	mA
Active standby power in non power down <sup>1,2,6</sup>	$I_{CC3N}$	$CKE, \overline{CS} = V_{IN}$ $t_{CK} = 12 \text{ ns}$	1, 2, 3		30	mA
Active standby current in non power down (input signal stable) <sup>2,7</sup>	$I_{CC3NS}$	$CKE = V_{IH}$ $t_{CK} = 0$	1, 2, 3		15	mA
Burst Operating Current <sup>1,2,8</sup> CAS Latency = 2 CAS Latency = 3	$I_{CC4}$	$t_{CK} = \text{min}$ BL = 4	1, 2, 3		110 145	mA
Refresh Current <sup>3</sup>	$I_{CC5}$	$t_{RC} = \text{min}$	1, 2, 3		220	mA
Self Refresh current <sup>9</sup>	$I_{CC6}$	$V_{IH} \geq V_{CC} - 0.2V$ $V_{IL} \leq 0.2V$	1, 2, 3		3	mA
Input Leakage Current	$I_{LI}$	$0 \leq V_{IN} \leq V_{CC}$	1, 2, 3	-1	1	uA
Output Leakage Current	$I_{LO}$	$0 \leq V_{OUT} \leq V_{CC}$	1, 2, 3	-1.5	1.5	uA
Output high voltage	$V_{OH}$	$I_{OH} = -4\text{mA}$	1, 2, 3	2.4		V
Output low voltage	$V_{OL}$	$I_{OL} = 4 \text{ mA}$	1, 2, 3		0.4	V

1.  $I_{CC1}$  depends on output load conditions when the device is selected.  $I_{CC1}(\text{max})$  is specified with the output open.

2. One Bank operation.

3. Input signals are changed once per one clock.

4. After power down mode, CLK operating current.

5. After power down mode, no CLK operating current.

6. Input signals are changed once per two clocks.

7. Input signals are  $V_{IH}$  or  $V_{IL}$  fixed.

8. Input signals are changed once per four clocks.

9. After self refresh mode set, self refresh current. Self refresh should only be used at temperatures below  $70^\circ\text{C}$ .

TABLE 5. AC Electrical Characteristics

 $(V_{CC} = 3.3V \pm 0.3V, V_{CCQ} = 3.3V \pm 0.3V, T_A = -55 \text{ TO } 125^\circ\text{C}, \text{ UNLESS OTHERWISE SPECIFIED})$ 

PARAMETER	SYMBOL	SUBGROUPS	MIN	TYP	MAX	UNIT
System clock cycle time <sup>1</sup> (CAS latency = 2) (CAS latency = 3)	$t_{CK}$	9, 10, 11	10 7.5			ns
CLK high pulse width <sup>1,7</sup>	$t_{CKH}$	9, 10, 11	2.5			ns
CLK low pulse width <sup>1,7</sup>	$t_{CKL}$	9, 10, 11	2.5			ns
Access time from CLK <sup>1,2</sup> (CAS latency = 2) (CAS latency = 3)	$t_{AC}$	9, 10, 11			6 6	ns
Data-out hold time <sup>1,2</sup>	$t_{OH}$	9, 10, 11	2.7			ns
CLK to Data-out low impedance <sup>1,2,3,7</sup>	$t_{LZ}$	9, 10, 11	2			ns
CLK to Data-out high impedance <sup>1,4,7</sup> (CAS latency = 2, 3)	$t_{HZ}$	9, 10, 11			5.4	ns
Input setup time <sup>1,5,6</sup>	$t_{AS}, t_{CS},$ $t_{DS}, t_{CES}$	9, 10, 11	1.5			ns
CKE setup time for power down exit <sup>1</sup>	$t_{CESP}$	9, 10, 11	1.5			ns
Input hold time <sup>1,6</sup>	$t_{AH}, t_{CH}, t_{DH}$ $t_{CEH}$	9, 10, 11	1.5			ns
Ref/Active to Ref/Active command period <sup>1</sup>	$t_{RC}$	9, 10, 11	70			ns
Active to Precharge command period <sup>1</sup>	$t_{RAS}$	9, 10, 11	50		120000	ns
Active command to column command (same bank) <sup>1</sup>	$t_{RCD}$	9, 10, 11	20			ns
Precharge to Active command period <sup>1</sup>	$t_{RP}$	9, 10, 11	20			ns
Write recovery or data-in to precharge lead time <sup>1</sup>	$t_{DPL}$	9, 10, 11	20			ns
Active (a) to Active (b) command period <sup>1</sup>	$t_{RRD}$	9, 10, 11	20			ns
Transition time(rise and fall) <sup>7</sup>	$t_T$	9, 10, 11	1		5	ns
Refresh Period	$t_{REF}$	9, 10, 11		16	6.4	ms
		@ 105 °C <sup>8</sup>		32	16 <sup>8</sup>	
		@ 85 °C		64		
		@ 70 °C		128		

1. AC measurement assumes  $t_r = 1\text{ns}$ . Reference level for timing of input signals is 1.5V.

2. Access time is measured at 1.5V.

3.  $t_{LZ}(\text{min})$  defines the time at which the outputs achieve the low impedance state.

4.  $t_{HZ}(\text{min})$  defines the time at which the outputs achieve the high impedance state.

5.  $t_{CES}$  defines CKE setup time to CLK rising edge except for the power down exit command

6.  $t_{AS}/t_{AH}$ : Address,  $t_{CS}/t_{CH}$ : /CS, /RAS, /CAS, /WE, DQMU/DQML

7. Guaranteed by design. (Not tested.)

8. Guaranteed by Device Characterization Testing. (Not 100% Tested)

TABLE 6. CAPACITANCE<sup>1</sup>  
( $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{CC}/V_{CCQ} = 3.3 \pm 0.3\text{V}$ )

PARAMETER	SYMBOL	MAX	UNIT
Input Capacitance (CLK)	$C_{I1}$	3.5	pF
Input Capacitance (Inputs)	$C_{I2}$	3.8	pF
Output Capacitance (DQ)	$C_O$	4	pF

1. Guaranteed by design

**Pin Functions:**

**CLK (INPUT PIN):** CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.

**$\overline{CS}$  (INPUT PIN):** When  $\overline{CS}$  is Low, the command input cycle becomes valid. When  $\overline{CS}$  is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

**$\overline{RAS}$ ,  $\overline{CAS}$  AND  $\overline{WE}$  (INPUT PINS):** Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operations section.

**A0 TO A12 (INPUT PINS):** Row address (AX0 to AX12) is determined by A0 to A12 level at the bank active command cycle CLK rising edge. Column address (AY0 to AY8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at the precharge command cycle, all banks are pre-charged. But when A10 = Low at the precharge command cycle, only the bank that is selected by BA0/BA1 (BS) is pre charged. For details refer to the command operation section.

**BA0/BA1 (INPUT PINS):** BA0/BA1 are bank select signals (BS). The memory array of the 48SD1616 is divided into bank 0, bank 1, bank 2 and bank 3. The 48SD1616 contains 8192-row X 512-column X 16-bit. If BA0 and BA1 is Low, bank 0 is selected. If BA0 is Low and BA1 is High, bank 1 is selected. If BA0 is High and BA1 is Low, bank 2 is selected. If BA0 is High and BA1 is High, bank 3 is selected.

**CKE (INPUT PIN):** This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for *power-down mode*, *clock suspend mode* and *self refresh mode*<sup>1</sup>.

**DQMU/DQML (INPUT PINS):** DQMU/DQML control input/output buffers

Read operation: If DQMU/DQML is High, the output buffer becomes High-Z. If the DQMU/DQML is Low, the output buffer becomes Low-Z. ( The latency of DQMU/DQML during reading is 2 clock cycles.)

Write operation: If DQMU/DQML is High, the previous data is held ( the new data is not written). If the DQMU/DQML is Low, the data is written. ( The latency of DQMU/DQML during writing is 0 clock cycles.)

**DQ0 TO DQ15 (DQ PINS):** Data is input to and output from these pins ( DQ0 to DQ15).

**$V_{CC}$  AND  $V_{CCQ}$  (POWER SUPPLY PINS):** 3.3V is applied. ( $V_{CC}$  is for the internal circuit and  $V_{CCQ}$  is for the output buffer.)

**$V_{SS}$  AND  $V_{SSQ}$  (POWER SUPPLY PINS):** Ground is connected. ( $V_{SS}$  is for the internal circuit and  $V_{SSQ}$  is for the output buffer.)

1. Self refresh should only be used at temperatures below 70 °C.

## Command Operation

### Command Truth Table

The SDRAM recognizes the following commands specified by the  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and address pins:

COMMAND	SYMBOL	N-1	N	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BA0/ BA1	A10	A0 TO A12
Ignore command	DESL	H	x	H	x	x	x	x	x	x
No Operation	NOP	H	x	L	H	H	H	x	x	x
Column Address and Read command	READ	H	x	L	H	L	H	V	L	V
Read with auto-pre-charge	READ A	H	x	L	H	L	H	V	H	V
Column Address and write command	WRIT	H	x	L	H	L	L	V	L	V
Write with auto-pre-charge	WRIT A	H	x	L	H	L	L	V	H	V
Row address strobe and bank active	ACTV	H	x	L	L	H	H	V	V	V
Precharge select bank	PRE	H	x	L	L	H	L	V	L	x
Precharge all banks	PALL	H	x	L	L	H	L	x	H	x
Refresh	REF/SELF	H	L	L	L	L	H	x	x	x
Mode register set	MRS	H	x	L	L	L	L	V	V	V

Note: H:  $V_{IH}$  L:  $V_{IL}$  x  $V_{IH}$  or  $V_{IL}$  V: Valid address input

**Ignore command (DESL):** When this command is set ( $\overline{CS} = \text{High}$ ), the SDRAM ignores command input at the clock. However, the internal status is held.

**No Operation (NOP):** This command is not an execution command. However, the internal operations continue.

**Column address strobe and read command (READ):** This command starts a read operation. In addition, the start address of a burst read is determined by the column address (AY0 to AY8) and the bank select address (BS). After the read operation, the output buffer becomes High-Z.



**Read with auto-precharge (READ A):** This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4, or 8.

**Column address strobe and write command (WRIT):** This command starts a write operation. When the burst write mode is selected, the column address (AY0 to AY8) and the bank select address (BA0/BA1) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (AY0 to AY8) and bank select address(BA0/BA1).

**Write with auto-precharge (WRIT A):** This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4, or 8, or after a single write operation.

**Row address strobe and bank activate (ACTV):** This command activates the bank that is selected by BA0/BA1 (BS) and determines the row address (AX0 to AX12). When BA0 and BA1 are Low, bank 0 is activated. When BA0 is Low, and BA1 is High, bank 1 is activated. When BA0 is High and BA1 is Low, bank 2 is activated. When BA0 and BA1 are High, bank 3 is activated.

**Precharge select bank (PRE):** This command starts precharge operation for the bank selected by BA0/BA1. If BA0 and BA1 are Low, bank 0 is selected. If BA0 is Low and BA1 is High, bank 1 is selected. If BA0 is High and BA1 is Low, bank 2 is selected. If BA0 and BA1 are High, bank 3 is selected.

**Precharge all banks (PALL):** This command starts a precharge operation for all banks.

**Refresh (REF/SELF):** This command starts the refresh operation. There are two types of refresh operations; one is auto-refresh, and the other is self-refresh<sup>1</sup>. For details, refer to the CKE truth table section.

**Mode register set (MRS):** The SDRAM has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A12, BA0 and BA1) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

---

1. Self refresh should only be used at temperatures below 70 °C.

## DQMU/DQML Truth Table

COMMAND	SYMBOL	CKE=N-1	CKE=N	DQMU	DQML
Upper byte (DQ8 to DQ15) write enable/output enable	ENBU	H	x	L	x
Lower byte (DQ0 to DQ7) write enable/output enable	ENBL	H	x	x	L
Upper byte (DQ8 to DQ15) write inhibit/output disable	MASKU	H	x	H	x
Lower byte (DQ0 to DQ7) write inhibit/output disable	MASKL	H	x	x	H

Note: H:  $V_{IH}$  L:  $V_{IL}$  x  $V_{IH}$  or  $V_{IL}$

Write:  $I_{DID}$  is Needed

Read:  $I_{DOD}$  is Needed

The SDRAM can mask input/output data by means of DQMU/DQML.

DQMU masks the upper byte and DQML masks the lower byte.

During reading, the output buffer is set to Low-Z by setting DQMU/DQML to Low, enabling data output. On the other hand, when DQMU/DQML is set High, the output buffer becomes High-Z, disabling data output.

During writing, data is written by setting DQMU/DQML to Low. When DQMU/DQML is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQMU/DQML. For more details, refer to the DQMU/DQML control section of the SDRAM operating instructions.

## CKE Truth Table

CURRENT STATE	COMMAND	N-1	N	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	ADDRESS
Active	Clock suspended mode entry	H	L	x	x	x	x	x
Any	Clock Suspend	L	L	x	x	x	x	x
Clock Suspend	Clock Suspend mode exit	L	H	x	x	x	x	x
Idle	Auto-refresh command (REF)	H	H	L	L	L	H	x
Idle	Self-refresh entry (SELF)	H	L	L	L	L	H	x
Idle	Power down entry	H	L	L	H	H	H	x
		H	L	HL	x	x	x	x
Self Refresh	Self Refresh exit (SELFX)	L	H	L	H	H	H	x
Power down	Power down exit	L	H	L	H	H	H	x
		L	H	H	x	x	x	x

Note: H: $V_{IH}$  L: $V_{IL}$  x  $V_{IH}$  or  $V_{IL}$

**Clock suspend mode entry:** The SDRAM enters clock suspend mode from active mode by setting CKE to Low. If a command is input in the clock suspend mode entry cycle, the command is valid. The clock suspend mode change depending on the current status (1 clock before) as described below.

**ACTIVE clock suspend:** This suspend mode ignores inputs after the next clock by internally maintaining the bank active status.

**READ suspend and READ with Auto-precharge suspend:** The data being output is held ( and continues to be output).

**WRITE suspend and WRIT with Auto-precharge suspended:** In this mode, external signals are not accepted. However, the internal state is held.

**Clock suspend:** During clock suspend mode, keep the CKE to Low.

**Clock suspend mode exit:** The SDRAM exits from clock suspend mode by setting CKE to High during the clock suspend state.

**IDLE:** In this state, all banks are not selected, and have completed precharge operation.

**Auto-refresh command (REF):** When this command is input from the IDLE state, the SDRAM starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the SDRAM. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 8192 cycles are required to refresh the entire memory contents. Before executing the auto-refresh command, all the banks must be in

the IDLE state. In addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge command is required after auto-refresh.

**Self Refresh entry (SELF)<sup>1</sup>:** When this command is input during the IDLE state, the SDRAM starts self-refresh operation. After the execution of this command, self-refresh continues while CKE is Low. Since self-refresh is performed internally and automatically, external refresh operations are unnecessary.<sup>1</sup>

**Power down mode entry:** When this command is executed during the IDLE state, the SDRAM enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit.

**Self-refresh exit:** When this command is executed during self-refresh mode, the SDRAM can exit from self-refresh mode. After exiting from self-refresh mode, the SDRAM enters the IDLE state.

**Power down exit:** When this command is executed at power down mode, the SDRAM can exit from power down mode. After exiting from power down mode, the SDRAM enters the IDLE state.

---

1. Self refresh should only be used at temperatures below 70 °C.

### Function Truth Table

The following function table shows the operations that are performed when each command is issued in each mode of the SDRAM.

The following table assumes that CKE is High.

CURRENT STATE	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	ADDRESS	COMMAND	OPERATION
Precharge	H	x	x	x	x	DESL	Enter IDLE after $t_{RP}$
	L	H	H	H	x	NOP	Enter IDLE after $t_{RP}$
	L	H	L	H	BA, CA, A10	READ/READ A	ILLEGAL <sup>1</sup>
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL <sup>1</sup>
	L	L	H	H	BA, RA	ACTV	ILLEGAL <sup>1</sup>
	L	L	H	L	BA, A10	PRE, PALL	NOP <sup>2</sup>
	L	L	L	H	x	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Idle	H	x	x	x	x	DESL	NOP
	L	H	H	H	x	NOP	NOP
	L	H	L	H	BA, CA, A10	READ/READ A	ILLEGAL <sup>3</sup>
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL <sup>3</sup>
	L	L	H	H	BA, RA	ACTV	Bank and row active
	L	L	H	L	BA, A10	PRE, PALL	NOP
	L	L	L	H	x	REF, SELF	Refresh
	L	L	L	L	MODE	MRS	Mode register set
Row active	H	x	x	x	x	DESL	NOP
	L	H	H	H	x	NOP	NOP
	L	H	L	H	BA, CA, A10	READ/READ A	Begin read
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	Begin write
	L	L	H	H	BA, RA	ACTV	Other bank active ILLEGAL on same bank <sup>4</sup>
	L	L	H	L	BA, A10	PRE, PALL	Precharge
	L	L	L	H	x	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

CURRENT STATE	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	ADDRESS	COMMAND	OPERATION
READ	H	x	x	x	x	DESL	Continue burst to end
	L	H	H	H	x	NOP	Continue burst to end
	L	H	L	H	BA, CA, A10	READ/READ A	Continue burst read to CAS latency and new read
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	Term burst read/start write
	L	L	H	H	BA, RA	ACTV	Other bank active ILLEGAL on same bank <sup>4</sup>
	L	L	H	L	BA, A10	PRE, PALL	Term burst read and Precharge
	L	L	L	H	x	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read with auto-precharge	H	x	x	x	x	DESL	Continue burst to end and pre-charge
	L	H	H	H	x	NOP	Continue burst to end and pre-charge
	L	H	L	H	BA, CA, A10	READ/READ A	ILLEGAL <sup>1</sup>
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL <sup>1</sup>
	L	L	H	H	BA, RA	ACTV	Other bank active ILLEGAL on same bank <sup>4</sup>
	L	L	H	L	BA, A10	PRE, PALL	ILLEGAL <sup>1</sup>
	L	L	L	H	x	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Write	H	x	x	x	x	DESL	Continue burst to end
	L	H	H	H	x	NOP	Continue burst to end
	L	H	L	H	BA, CA, A10	READ/READ A	Term burst and new read
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	Term burst and new write
	L	L	H	H	BA, RA	ACTV	Other bank active ILLEGAL on same bank <sup>4</sup>
	L	L	H	L	BA, A10	PRE, PALL	Term burst write and precharge <sup>5</sup>
	L	L	L	H	x	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

CURRENT STATE	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	ADDRESS	COMMAND	OPERATION
Write with auto-precharge	H	x	x	x	x	DESL	Continue burst to end and pre-charge
	L	H	H	H	x	NOP	Continue burst to end and pre-charge
	L	H	L	H	BA, CA, A10	READ/READ A	ILLEGAL <sup>1</sup>
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL <sup>1</sup>
	L	L	H	H	BA, RA	ACTV	Other bank active ILLEGAL on same bank <sup>4</sup>
	L	L	H	L	BA, A10	PRE, PALL	ILLEGAL <sup>1</sup>
	L	L	L	H	x	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Refresh ( auto-refresh)	H	x	x	x	x	DESL	Enter IDLE after $t_{RC}$
	L	H	H	H	x	NOP	Enter IDLE after $t_{RC}$
	L	H	L	H	BA, CA, A10	READ/READ A	ILLEGAL <sup>3</sup>
	L	H	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL <sup>3</sup>
	L	L	H	H	BA, RA	ACTV	ILLEGAL <sup>3</sup>
	L	L	H	L	BA, A10	PRE, PALL	ILLEGAL <sup>3</sup>
	L	L	L	H	x	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

1. Illegal for same bank, except for another bank

2. NOP for same bank, except for another bank

3. Illegal for all banks

4. If  $t_{RRD}$  is not satisfied, this operation is illegal

5. An interval of  $t_{DPL}$  is required between the final valid data input and the precharge command

### From PRECHARGE state, command operation

To [DESL], [NOP]: When these commands are executed, the SDRAM enters the IDLE state after  $t_{RP}$  has elapsed from the completion of precharge.

### From IDLE state, command operation

To [DESL], [NOP], [PRE], or [PALL]: These commands result in no operation.

To [ACTV]: The bank specified by the address pins and the ROW address is activated.

To [REF], [SELF]: The SDRAM enters refresh mode (auto-refresh or self-refresh).

To [MRS]: The synchronous DRAM enters the mode register set cycle.

### From ROW ACTIVE state, command operation

To [DESL], [NOP]: These commands result in no operation.

To [READ], [READ A]: A read operation starts. (However, an interval of  $t_{RCD}$  is required.)

To [WRIT], [WRIT A]: A write operation starts. (However, an interval of  $t_{RCD}$  is required.)

To [ACTV]: This command makes the other bank active. ( However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands set the SDRAM to precharge mode. (However, an interval of  $t_{RAS}$  is required.)

#### From READ state, command operation

To [DESL], [NOP]: These commands continue read operations until the operation is completed.

To [READ], [READ A]: Data output by the previous read command continues to be output. After  $\overline{CAS}$  latency, the data output resulting from the next command will start.

To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.

To [ACTV]: This command makes other banks bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands stop a burst read, and the SDRAM enters precharge mode.

#### From READ with AUTO-PRECHARGE state, command operation

To [DESL], [NOP]: These commands continue read operations until the burst operation is completed, and the SDRAM then enters precharge mode.

To [ACTV]: This command makes other banks active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From WRITE state, command operation

To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.

To [READ], [READ A]: These commands stop a burst and start a read cycle.

To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.

To [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands stop burst write and the SDRAM then enters precharge mode.

#### From WRITE with AUTO-PRECHARGE state, command operation

To [DESL], [NOP]: These commands continue write operations until the burst is completed, and the synchronous DRAM enters precharge mode.


To [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active result in an illegal command.

#### From REFRESH state, command operation

To [DESL], [NOP]: After an auto-refresh cycle (after  $t_{RC}$ ) the SDRAM automatically enters the IDLE state.



Simplified State Diagram



## Mode Register Configuration

The mode register is set by the input to the address pins (A0 to A12, BA0 and BA1) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins.

**BA0, BA1, A11, A10, A12, A9, A8: (OPCODE):** The SDRAM has two types of write modes. One is the *burst write mode*, and the other is the *single write mode*. These bits specify write mode.

**Burst read and burst write:** Burst write is performed for the specified burst length starting from the column address specified in the write cycle.


**Burst read and single write:** Data is only written to the column address specified during the write cycle, regardless of the burst length.

**A7:** Keep this bit Low at the mode register set cycle. If this pin is high, the vendor test mode is set.

**A6, A5, A4: (LMODE):** These pins specify the  $\overline{\text{CAS}}$  latency.

**A3: (BT):** A burst type is specified.

**A2, A1, A0: (BL):** These pins specify the burst length.



Burst Sequence

Burst length = 2			Burst length = 4				
Starting Ad.		Addressing(decimal)		Starting Ad.		Addressing(decimal)	
A0		Sequential	Interleave	A1	A0	Sequential	Interleave
0		0, 1,	0, 1,	0	0	0, 1, 2, 3,	0, 1, 2, 3,
1		1, 0,	1, 0,	0	1	1, 2, 3, 0,	1, 0, 3, 2,
				1	0	2, 3, 0, 1,	2, 3, 0, 1,
				1	1	3, 0, 1, 2,	3, 2, 1, 0,

Burst length = 8			Addressing(decimal)	
A2	A1	A0	Sequential	Interleave
0	0	0	0, 1, 2, 3, 4, 5, 6, 7,	0, 1, 2, 3, 4, 5, 6, 7,
0	0	1	1, 2, 3, 4, 5, 6, 7, 0,	1, 0, 3, 2, 5, 4, 7, 6,
0	1	0	2, 3, 4, 5, 6, 7, 0, 1,	2, 3, 0, 1, 6, 7, 4, 5,
0	1	1	3, 4, 5, 6, 7, 0, 1, 2,	3, 2, 1, 0, 7, 6, 5, 4,
1	0	0	4, 5, 6, 7, 0, 1, 2, 3,	4, 5, 6, 7, 0, 1, 2, 3,
1	0	1	5, 6, 7, 0, 1, 2, 3, 4,	5, 4, 7, 6, 1, 0, 3, 2,
1	1	0	6, 7, 0, 1, 2, 3, 4, 5,	6, 7, 4, 5, 2, 3, 0, 1,
1	1	1	7, 0, 1, 2, 3, 4, 5, 6,	7, 6, 5, 4, 3, 2, 1, 0,

## Operation of the SDRAM

The following section shows operation examples of 48SD1616.

Note: The SDRAM should be used according to the product capability ( See Pin Description and AC Characteristics.)

### Read/Write Operations:

**Bank Active:** Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACTV) command. An interval of  $t_{RCD}$  is required between the bank active command input and the following read/write command input.


**Read operation:** A read operation starts when a read command is input. The output buffer becomes Low-Z in the (CAS latency - 1) cycle after read command set. The SDRAM can perform a burst read operation.

The burst length can be set to 1, 2, 4, or 8. The start address for a burst read is specified by the column address and the bank select address (BA0/BA1) at the read command set cycle. In a read operation, data output starts after the number of clocks specified by the CAS latency. The CAS latency can be set to 2 or 3.


When the burst length is 1, 2, 4, or 8, the  $D_{OUT}$  buffer automatically becomes High-Z at the next clock after the successive burst-length data has been output.

The  $\overline{CAS}$  latency and burst length must be specified at the mode register.

CAS Latency




Burst Length




**Write Operation:** Burst write or single write mode is selected by the OPCODE (BA1, BA0, A12, A11, A10, A9, A8) of the mode register.

**1. Burst write:** A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the same clock as a write command set. (The latency of data input is 0 clock.) The burst length can be set to 1, 2, 4, or 8, like burst read operations. The write start address is specified by the column address and the bank select address (BA0/BA1) at the write command set cycle.



**2. Single write:** A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data is only written to the column address and the bank select address (BA0/BA1) specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 0 clock.)




Auto Precharge

**Read with auto-precharge:** In this operation, since precharge is automatically performed after completing a read operation, a precharge command need not be executed after each read operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval defined by  $I_{ARP}$  is required before execution of the next command.


CAS latency	Precharge start cycle
3	2 cycles before the final data is output
2	1 cycle before the final data is output

Burst Read (Burst Length = 4)




**Write with auto-precharge:** In this operation, since precharge is automatically performed after completing a burst write or single write operation, a precharge command need not be executed after each write operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval of  $I_{APW}$  is required between the final valid data input and input of next command.

## Burst Write (Burst Length = 4)



## Single Write






## Command Intervals

### READ command to READ command interval

**1. Same bank, same ROW address:** When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 clock. Even when the first command is a burst read that is not yet finished, the data read by second command will be valid.


### READ to READ Command Interval (Same ROW address in same bank)



**2. Same bank, different ROW address:** When the ROW address changes on the same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank-active command.

**3. Different bank:** When the bank changes, the second read can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.


### READ to READ Command Interval ( Different Bank)



## Write command to Write command interval:

**1. Same bank, same ROW address:** When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 clock. In the case of burst writes, the second write command has priority.


### Write to Write Command Interval (Same ROW address in same bank)



**2. Same bank, different ROW address:** When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

**3. Different bank:** When the bank changes, the second write can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. In the case of burst write, the second write command has priority.


### WRITE to WRITE Command Interval (Different bank)




Read command to Write command Interval:

**1. Same bank, same ROW address:** When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 clock. However, DQMU/DQML must be set High so the output buffer becomes High-Z before data input.

READ to WRITE Command Interval (1)



READ to WRITE Command Interval (2)




**2. Same bank, different ROW address:** When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

**3. Different bank:** When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, DQMU/DQML must be set High so that the output buffer becomes High-Z before data input.


## Write command to READ command interval:

**1. Same bank, same ROW address:** When the read command is executed at the same ROW address of the same bank as the preceding write command, the read command can be performed after an interval of no less than 1 clock. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed.

### WRITE to READ Command Interval (1)



### Write to READ Command Interval (2)




**2. Same bank, different ROW address:** When the ROW address changes, consecutive read commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

**3. Different bank:** When the bank changes, the read command can be performed after an interval of no less than 1 clock, provided that the other bank is in the bank-active state. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed (as in the case of the same bank and the same address).

Read with Auto Precharge to READ command interval

1. **Different bank:** When some banks are in the active state, the second read command ( another bank) is executed. Even when the first read with auto-precharge is a burst read that is not yet finished, the data read by the second command is valid. The interval auto-precharge of one bank starts at the next clock of the second command.

Read with Auto Precharge to Read Command Interval (Different Bank)




2. **Same Bank:** The consecutive read command (the same bank) is illegal.

Write with Auto Precharge to Write command interval

1. **Different bank:** When some banks are in the active state, the second write command (another bank) is executed. In the case of burst writes, the second write command has priority. The internal auto-precharge of one bank starts at the next clock of the second command.

Write with Auto Precharge to Write Command Interval (Different bank)




2. **Same bank:** The consecutive write command ( the same bank) is illegal.

Read with Auto Precharge to Write command interval

1. **Different bank:** When some banks are in the active state, the second write command (another bank) is executed. However, DQMU/DQML must be set High so that the output buffer becomes High-Z before data input. The internal auto-precharge of one bank starts at the next clock of the second command.

Read with Auto Precharge to Write Command Interval (Different bank)




2. **Same bank:** The consecutive write command from read with auto precharge ( the same bank) is illegal. It is necessary to separate the two commands with a bank active command.

Write with Auto Precharge to Read command interval

1. **Different bank:** When some banks are in the active state, the second read command (another bank) is executed. However, in the case of a burst write, data will continue to be written until one clock before the read command is executed. The internal auto precharge of one bank starts at the next clock of the second command.

Write with Auto Precharge to Read command Interval (Different bank)




2. **Same Bank:** The consecutive read command from write with auto precharge (the same bank) is illegal. It is necessary to separate the two commands with a bank active command.

Read command to Precharge command Interval (same bank)


When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one clock. However, since the output buffer then becomes High-Z after the clock defined by  $I_{HZP}$ , there is a case of interruption to burst read data. Output will be interrupted if the precharge command is input during burst read. To read all data by burst read, the clocks defined by  $I_{EP}$  must be assured as an interval from the final data output to precharge command execution.

READ to PRECHARGE command Interval (same bank: To output all data)

$\overline{\text{CAS}}$  Latency = 2, Burst Length = 4




$\overline{\text{CAS}}$  Latency = 3, Burst Length = 4






Read to Precharge command Interval (same bank): To stop output data

**CAS Latency = 2, Burst Length = 1, 2, 4, 8**




**CAS Latency = 3, Burst Length = 1, 2, 4, 8**




**Write command to Precharge command interval (same bank):** When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is 1 clock. However, if the burst write operation is unfinished, the data must be masked by means of DQMU/DQML for assurance of the clock defined by  $t_{DPL}$ .

## WRITE to PRECHARGE Command Interval (same bank)

**Burst Length = 4 (To stop write operation)**




**Burst Length = 4 (To write to all data)**




Bank active command interval:

1. **Same bank:** The interval between the two bank-active commands must be no less than  $t_{RC}$ .
2. **In the case of different bank-active commands:** The interval between the two bank-active commands must be no less than  $t_{RRD}$ .


Bank Active to Bank Active for Same Bank



Bank Active to Bank Active for Different Bank



**Mode register set to Bank-active interval:** The interval between setting the mode register and executing a bank-active command must be no less than  $t_{RSA}$ .




## DQMU/DQML Control

The DQMU and DQML mask the upper and lower bytes of the DQ data respectively. The timing of DQMU/DQML is different during reading and writing.


**Reading:** When data is read, the output buffer can be controlled by DQMU/DQML. By setting DQMU/DQML to Low, the output buffer becomes Low-Z, enabling data output. By setting DQMU/DQML to High, the output buffer becomes High-Z and the corresponding data is not output. However, internal reading operations continue. The latency of DQMU/DQML during reading is 2 clocks.

**Writing:** Input data can be masked by DQMU/DQML. By setting DQMU/DQML to Low, data can be written. In addition, when DQMU/DQML is set to High, the corresponding data is not written, and previous data is held. The latency of DQMU/DQML during writing is 0 clock.

### Reading



### Writing



## Refresh

**Auto-Refresh:** All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command updates the internal counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is 8192 cycles/6.4 ms. (8192 cycles are required to refresh all the ROW addresses.) The output buffer becomes High-Z after auto-refresh start. In addition, since a precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by the precharge command is not required.

**Self-refresh<sup>1</sup>:** After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a self-refresh exit command. Before and after self-refresh mode, execute auto-refresh to all refresh addresses in or within 6.4 ms period on the condition (1) and (2) below.

(1) Enter self-refresh mode within 7.8 us after either burst refresh or distributed refresh at equal interval until all refresh addresses are completed.

(2) Start burst refresh or distributed refresh at equal interval to all refresh addresses within 7.8 us after exiting from self-refresh mode.

## Others

**Power-down mode:** The SDRAM enters power-down mode when CKE goes Low in the IDLE state. In power-down mode, power consumption is suppressed by deactivating the input initial circuit. Power-down mode continues while CKE is held Low. In addition, by setting CKE to High, the SDRAM exits from the power-down mode, and command input is enabled from the next clock. In this mode, internal refresh is not performed.

**Clock suspend mode:** By driving CKE to Low during a bank-active or read/write operation, the SDRAM enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven High, the SDRAM terminates clock suspend mode, and command input is enabled from the next clock. For more details, refer to the "CKE Truth Table".

**Power-up sequence:** The SDRAM should use the following sequence during power-up:

The CLK, CKE,  $\overline{CS}$ , DQMU/DQML and DQ pins stay low until power stabilizes.

The CLK pin is stable within 100ms after power stabilizes before the following initialization sequence.


The CKE and DQMU/DQML is driven high between when power stabilizes and the initialization sequence.


This SDRAM has  $V_{CC}$  clamp diodes for CLK, CKE,  $\overline{CS}$ , DQMU/DQML and DQ pins. If these pins go high before power up, the large current flows from these pins to  $V_{CC}$  through the diodes.

---

1. Self refresh should only be used at temperatures below 70 °C

**Initialization sequence:** When 200ms or more has past after the power up sequence, all banks must be precharged using the precharge command (PALL). After  $t_{RP}$  delay, set 8 or more auto refresh commands (REF). Set the mode register set command (MRS) to initialize the mode register. It is recommended that by keeping DQMU/DQML and CKE High, the output buffer becomes High-Z during initialization sequence, to avoid DQ bus contention on a memory system formed with a number of devices.





72-PIN RAK-PAK® FLAT PACKAGE

SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	.136	.150	.164
b	.006	.008	.010
c	.006	.008	.010
D	1.035	1.050	1.065
E	.735	.748	.761
E1	--	--	1.085
E2	.574	.580	.586
E3	1.790	1.808	1.813
e	.025		
F1	.030	.035	.040
F2	.125	.130	.135
L	.400		
Q	.017	.022	.027
S	.005	.096	--

Note: All dimensions in inches.



## Important Notice:


These data sheets are created using the chip manufacturer's published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

PRODUCT ORDERING OPTIONS



1) Products are manufactured to Maxwell Technologies self-defined Class H and Class K flows.