

# DRAM MODULE

## FEATURES

- JEDEC pinout in a 100-pin, dual in-line memory module (DIMM)
- 16MB (4 Meg x 32) and 32MB (8 Meg x 32)
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All inputs, outputs and clocks are TTL-compatible
- 4,096-cycle CAS#-BEFORE-RAS# (CBR) refresh distributed across 64ms
- FAST-PAGE-MODE (FPM) or Extended Data-Out (EDO) PAGE MODE access cycles
- Serial presence-detect (SPD)

## OPTIONS

- |                 |    |                     |
|-----------------|----|---------------------|
| • Package       | G  | 100-pin DIMM (gold) |
| • Timing        |    | 50ns access         |
|                 |    | 60ns access         |
| • Access Cycles | -5 | FAST PAGE MODE      |
|                 |    | EDO PAGE MODE       |

## MARKING

G

-5

None  
X

## KEY TIMING PARAMETERS

EDO Operating Mode

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>CAS</sub>
-5	84ns	50ns	20ns	25ns	13ns	8ns
-6	104ns	60ns	25ns	30ns	15ns	10ns

FPM Operating Mode

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>RP</sub>
-5	90ns	50ns	30ns	25ns	13ns	30ns
-6	110ns	60ns	35ns	30ns	15ns	40ns

## PART NUMBERS

EDO Operating Mode

PART NUMBER	CONFIGURATION	SPEED
MT2LDT432UG-5X	4 Meg x 32	50ns
MT2LDT432UG-6X	4 Meg x 32	60ns
MT4LDT832UG-5X	8 Meg x 32	50ns
MT4LDT832UG-6X	8 Meg x 32	60ns

## MT2LDT432U (X), MT4LDT832U (X)


For the latest data sheet, please refer to the Micron Web site: [www.micronsemi.com/datasheets/datasheet.html](http://www.micronsemi.com/datasheets/datasheet.html)

## PIN ASSIGNMENT (Front View)

### 100-Pin DIMM

(H-1; 16MB)

(H-2; 32MB)



PIN	FRONT	PIN	FRONT	PIN	BACK	PIN	BACK
1	V <sub>SS</sub>	26	V <sub>SS</sub>	51	V <sub>SS</sub>	76	V <sub>SS</sub>
2	DQ0	27	DNU	52	DQ8	77	DNU
3	DQ1	28	WE#	53	DQ9	78	OE#
4	DQ2	29	RAS0#	54	DQ10	79	RAS1#
5	DQ3	30	RAS2#	55	DQ11	80	RAS3#
6	V <sub>DD</sub>	31	V <sub>DD</sub>	56	V <sub>DD</sub>	81	V <sub>DD</sub>
7	DQ4	32	NC	57	DQ12	82	NC
8	DQ5	33	NC	58	DQ13	83	NC
9	DQ6	34	NC	59	DQ14	84	NC
10	DQ7	35	NC	60	DQ15	85	NC
11	CAS0#	36	V <sub>SS</sub>	61	CAS1#	86	V <sub>SS</sub>
12	V <sub>SS</sub>	37	CAS2#	62	V <sub>SS</sub>	87	CAS3#
13	A0	38	DQ16	63	A1	88	DQ24
14	A2	39	DQ17	64	A3	89	DQ25
15	A4	40	DQ18	65	A5	90	DQ26
16	A6	41	DQ19	66	A7	91	DQ27
17	A8	42	V <sub>DD</sub>	67	A9	92	V <sub>DD</sub>
18	A10	43	DQ20	68	A11	93	DQ28
19	NC (A12)	44	DQ21	69	NC (A13)	94	DQ29
20	NC	45	DQ22	70	NC	95	DQ30
21	V <sub>DD</sub>	46	DQ23	71	V <sub>DD</sub>	96	DQ31
22	DNU	47	V <sub>SS</sub>	72	DNU	97	V <sub>SS</sub>
23	RFU	48	SDA	73	DNU	98	SA0
24	RFU	49	SCL	74	RFU	99	SA1
25	DNU	50	V <sub>DD</sub>	75	DNU	100	SA2

**NOTE:** Symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.

## FPM Operating Mode

PART NUMBER	CONFIGURATION	SPEED
MT2LDT432UG-5	4 Meg x 32	50ns
MT2LDT432UG-6	4 Meg x 32	60ns
MT4LDT832UG-5	8 Meg x 32	50ns
MT4LDT832UG-6	8 Meg x 32	60ns

## GENERAL DESCRIPTION

The MT2LDT432U (X) and MT4LDT832U (X) are randomly accessed 16MB and 32MB memories organized in a x32 configuration. They are specially processed to operate from 3V to 3.6V for low-voltage memory systems.

During READ or WRITE cycles, each location is uniquely addressed via the address bits. The row address is latched by the RAS# signal, then the column address is latched by the CAS# signal.

READ and WRITE cycles are selected with the WE# input. A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. An EARLY WRITE occurs when WE# is taken LOW prior to CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE# falls after CAS# is taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z, regardless of the state of OE#. During LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no WRITE will occur, and the data outputs will drive read data from the accessed location.

## FAST PAGE MODE

FAST-PAGE-MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST-PAGE-MODE cycle is always initiated with a row address strobed in by RAS#, followed by a column address strobed in by CAS#. Additional columns may be accessed by providing valid column addresses, strobing CAS# and holding RAS# LOW, thus executing faster memory cycles. Returning RAS# HIGH terminates the FAST-PAGE-MODE operation.

## EDO PAGE MODE

EDO PAGE MODE, designated by the "X" option, is an accelerated FAST-PAGE-MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# goes back HIGH. EDO provides for CAS# precharge time ( $t_{CP}$ ) to occur without the output data going invalid. This elimination of CAS# output control provides for pipelined READs.

FAST-PAGE-MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after CAS# goes HIGH, as long as RAS# and OE# are held LOW and WE# is held HIGH. (Refer to the 4 Meg x 16 [MT4LC4M16R6] DRAM data sheet for additional information on EDO functionality.)

## REFRESH


Memory cell data is retained in its correct state by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# REFRESH cycle (RAS#-ONLY, CBR or HIDDEN) so that all combinations of RAS# addresses are executed at least every  $t_{REF}$ , regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS# addressing.

## STANDBY


Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS# HIGH time.

## SERIAL PRESENCE-DETECT OPERATION

This module family incorporates serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various DRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(2:0), which provide eight unique DIMM/EEPROM addresses.

FUNCTIONAL BLOCK DIAGRAM  
MT2LDT432U (X) (16MB)


U1-U2 = MT4LC4M16F5 FAST PAGE MODE  
U1-U2 = MT4LC4M16R6 EDO PAGE MODE

**FUNCTIONAL BLOCK DIAGRAM  
MT4LDT832U (X) (32MB)**


### SPD CLOCK AND DATA CONVENTIONS


Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 1 and 2).

### SPD START CONDITION

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

### SPD STOP CONDITION

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.




**Figure 1**  
**Data Validity**


### SPD ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.



**Figure 2**  
**Definition of Start and Stop**



**Figure 3**  
**Acknowledge Response From Receiver**

**SERIAL PRESENCE-DETECT MATRIX**

BYTE	DESCRIPTION	ENTRY (VERSION)	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	HEX
0	NUMBER OF BYTES USED BY MICRON	128	1	0	0	0	0	0	0	0	80
1	TOTAL NUMBER OF SPD MEMORY BYTES	256	0	0	0	0	1	0	0	0	08
2	MEMORY TYPE	FAST PAGE MODE EDO PAGE MODE	0 0	0 0	0 0	0 0	0 0	0 0	1 0	01 02	
3	NUMBER OF ROW ADDRESSES	12	0	0	0	0	1	1	0	0	0C
4	NUMBER OF COLUMN ADDRESSES	10	0	0	0	0	1	0	1	0	0A
5	NUMBER OF BANKS	1(16MB) 2(32MB)	0 0	0 0	0 0	0 0	0 0	0 0	1 0	01 02	
6	MODULE DATA WIDTH	x32	0	0	1	0	0	0	0	0	20
7	MODULE DATA WIDTH (continued)	0	0	0	0	0	0	0	0	0	00
8	MODULE VOLTAGE INTERFACE LEVELS	LVTTL	0	0	0	0	0	0	0	1	01
9	RAS# ACCESS TIME (tRAC)	50ns (-5) 60ns (-6)	0 0	0 1	1 1	0 1	0 1	1 1	0 0	32 3C	
10	CAS# ACCESS TIME (tCAC)	13ns (-5) 15ns (-6)	0 0	0 0	0 0	0 1	1 1	1 1	0 1	0D 0F	
11	MODULE CONFIGURATION TYPE	NONPARITY	0	0	0	0	0	0	0	0	00
12	REFRESH RATE/TIME 15.6µs	NORMAL	0	0	0	0	0	0	0	0	00
13	DRAM WIDTH (PRIMARY DRAM)	x16	0	0	0	1	0	0	0	0	10
14	ERROR CHECKING DRAM DATA WIDTH	NONE	0	0	0	0	0	0	0	0	00
15-61	RESERVED		0	0	0	0	0	0	0	0	00
62	SPD REVISION	REV. 0	0	0	0	0	0	0	0	0	00
63	CHECKSUM FOR BYTES 0-62	16MB-5 (EDO) 16MB-6 (EDO) 16MB-5 (FPM) 16MB-6 (FPM) 32MB-5 (EDO) 32MB-6 (EDO) 32MB-5 (FPM) 32MB-6 (FPM)	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 1 1 1 1	1 1 1 1 0 1 0 1	0 1 0 1 0 1 0 1	0 1 0 1 0 1 0 1	0 1 0 1 0 1 0 1	11 1D 10 1C 12 1E 11 1D	
64	MANUFACTURER'S JEDEC ID CODE	MICRON	0	0	1	0	1	1	0	0	2C
65-71	MANUFACTURER'S JEDEC CODE (CONT.)			1	1	1	1	1	1	1	FF
72	MANUFACTURING LOCATION			0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 1 1 0	01 02 03 04	
73-90	MODULE PART NUMBER (ASCII)		x	x	x	x	x	x	x	x	xx
91	PCB IDENTIFICATION CODE	1 2 3 4	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	0 1 1 0	01 02 03 04	
92	IDENTIFICATION CODE (CONT.)	0	0	0	0	0	0	0	0	0	00
93	YEAR OF MANUFACTURE IN BCD		x	x	x	x	x	x	x	x	xx
94	WEEK OF MANUFACTURE IN BCD		x	x	x	x	x	x	x	x	xx
95-98	MODULE SERIAL NUMBER		x	x	x	x	x	x	x	x	xx
99-125	MANUFACTURE SPECIFIC DATA (RSVD)		-	-	-	-	-	-	-	-	-

**NOTE:** 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."

2. x = Variable Data.

**ABSOLUTE MAXIMUM RATINGS\***

 Voltage on V<sub>DD</sub> Supply

 Relative to V<sub>SS</sub> ..... -1V to +4.6V

Voltage on Inputs or I/O Pins

 Relative to V<sub>SS</sub> ..... -1V to +4.6V

 Operating Temperature, T<sub>A</sub> (ambient) .. 0°C to +70°C

Storage Temperature (plastic) ..... -55°C to +125°C

Power Dissipation ..... 4W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS**

 (Notes: 1) (V<sub>DD</sub> = +3.3V ±0.3V)

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	V <sub>DD</sub>		3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs	V <sub>IH</sub>		2	V <sub>DD</sub> + 0.3	V	30
INPUT LOW VOLTAGE: Logic 0; All inputs	V <sub>IL</sub>		-0.5	0.8	V	30
INPUT LEAKAGE CURRENT: Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> + 0.3V (All other pins not under test = 0V)	RAS0#-RAS3# A0-A11, WE#, OE# CAS0#-CAS3#	I <sub>I1</sub> I <sub>I2</sub> I <sub>I3</sub>	-2 -8 -4	2 8 4	µA	23
OUTPUT LEAKAGE CURRENT: DQ is disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> + 0.3V	DQ0-DQ31	I <sub>OZ</sub>	-10	10	µA	23
OUTPUT LEVELS: Output High Voltage (I <sub>OUT</sub> = -2mA) Output Low Voltage (I <sub>OUT</sub> = 2mA)		V <sub>OH</sub> V <sub>OL</sub>	2.4 -	— 0.4	V	

4, 8 MEG x 32  
DRAM DIMMs

## I<sub>cc</sub> OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 5, 6) (V<sub>DD</sub> = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-5	-6		
STANDBY CURRENT: TTL (RAS# = CAS# = V <sub>IH</sub> )	I <sub>CC1</sub>	16MB 32MB	2 4	2 4	mA	
STANDBY CURRENT: CMOS (RAS# = CAS# = V <sub>DD</sub> - 0.2V)	I <sub>CC2</sub>	16MB 32MB	1 2	1 2	mA	26
OPERATING CURRENT: Random READ/WRITE; Average power supply current; (RAS#, CAS#, address cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC3</sub>	16MB 32MB	350 352	330 332	mA	3, 22
OPERATING CURRENT: FAST PAGE MODE; Average power supply current; (RAS# = V <sub>IL</sub> , CAS#, address cycling: t <sub>PC</sub> = t <sub>PC</sub> [MIN]; t <sub>CP</sub> , t <sub>ASC</sub> = 10ns)	I <sub>CC4</sub>	16MB 32MB	210 212	190 192	mA	3, 22
OPERATING CURRENT: EDO PAGE MODE; Average power supply current; (RAS# = V <sub>IL</sub> , CAS#, address cycling: t <sub>PC</sub> = t <sub>PC</sub> [MIN])	I <sub>CC5</sub> (X only)	16MB 32MB	310 312	250 252	mA	3, 22
REFRESH CURRENT: RAS#-ONLY; Average power supply current; (RAS# cycling, CAS# = V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC6</sub>	16MB 32MB	350 352	330 332	mA	3, 22
REFRESH CURRENT: CBR; Average power supply current; (RAS#, CAS#, address cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC7</sub>	16MB 32MB	350 352	330 332	mA	3, 4

## CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		16MB	32MB		
Input Capacitance: A0-A11	C <sub>I1</sub>	14	24	pF	2
Input Capacitance: WE#, OE#	C <sub>I2</sub>	18	32	pF	2
Input Capacitance: CAS0#-CAS3#	C <sub>I3</sub>	10	18	pF	2
Input Capacitance: RAS0#-RAS3#	C <sub>I4</sub>	10	10	pF	2
Input Capacitance: SCL, SA0-SA2	C <sub>I5</sub>	10	10	pF	2
Input/Output Capacitance: DQ0-DQ31, SDA	C <sub>IO</sub>	10	18	pF	2

**FAST PAGE MODE**
**AC ELECTRICAL CHARACTERISTICS**

(Notes: 5, 6, 7, 8, 9, 12, 19) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - FASTPAGE MODE OPTION	PARAMETER	SYMBOL	-5		-6		UNITS	NOTES
Access time from column address	$t_{AA}$			25		30	ns	
Column-address hold time (referenced to RAS#)	$t_{AR}$		40		45		ns	
Column-address setup time	$t_{ASC}$		0		0		ns	
Row-address setup time	$t_{ASR}$		0		0		ns	
Column address to WE# delay time	$t_{AWD}$		48		55		ns	27
Access time from CAS#	$t_{CAC}$			13		15	ns	
Column-address hold time	$t_{CAH}$		8		10		ns	
CAS# pulse width	$t_{CAS}$		13	10,000	15	10,000	ns	
CAS# hold time (CBR Refresh)	$t_{CHR}$		15		15		ns	4
CAS# to output in Low-Z	$t_{CLZ}$		3		3		ns	21
CAS# precharge time	$t_{CP}$		8		10		ns	13
Access time from CAS# precharge	$t_{CPA}$			30		35	ns	
CAS# to RAS# precharge time	$t_{CRP}$		5		5		ns	
CAS# hold time	$t_{CSH}$		50		60		ns	
CAS# setup time (CBR Refresh)	$t_{CSR}$		5		5		ns	
CAS# to WE# delay time	$t_{CWD}$		36		40		ns	27
WRITE command to CAS# lead time	$t_{CWL}$		13		15		ns	
Data-in hold time	$t_{DH}$		8		10		ns	18
Data-in setup time	$t_{DS}$		0		0		ns	18
Output disable	$t_{OD}$		3	13	3	15	ns	
Output enable	$t_{OE}$			13		15	ns	
OE# hold time from WE# during READ-MODIFY-WRITE cycle	$t_{OEH}$		13		15		ns	28
Output buffer turn-off delay	$t_{OFF}$		3	13	3	15	ns	17, 24

**FAST PAGE MODE**
**AC ELECTRICAL CHARACTERISTICS**

(Notes: 5, 6, 7, 8, 9, 12, 19) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - FASTPAGE MODE OPTION		-5		-6			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
OE# setup prior to RAS# during HIDDEN REFRESH cycle	$t_{ORD}$	0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	$t_{PC}$	30		35		ns	
EDO-PAGE-MODE READ-WRITE cycle time	$t_{PRWC}$	76		85		ns	
Access time from RAS#	$t_{RAC}$		50		60	ns	
RAS# to column-address delay time	$t_{RAD}$	13		15		ns	15
Row-address hold time	$t_{RAH}$	8		10		ns	
RAS# pulse width	$t_{RAS}$	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	$t_{RASP}$	50	125,000	60	125,000	ns	
Random READ or WRITE cycle time	$t_{RC}$	90		110		ns	
RAS# to CAS# delay time	$t_{RCD}$	18		20		ns	14
READ command hold time (referenced to CAS#)	$t_{RCH}$	0		0		ns	16
READ command setup time	$t_{RCS}$	0		0		ns	
Refresh period (4,096 cycles)	$t_{REF}$		64		64	ms	
RAS# precharge time	$t_{RP}$	30		40		ns	
RAS# to CAS# precharge time	$t_{RPC}$	0		0		ns	
READ command hold time (referenced to RAS#)	$t_{RRH}$	0		0		ns	16
RAS# hold time	$t_{RSH}$	13		15		ns	
READ-WRITE cycle time	$t_{RWC}$	131		155		ns	
RAS# to WE# delay time	$t_{RWD}$	73		85		ns	27
WRITE command to RAS# lead time	$t_{RWL}$	13		15		ns	
Transition time (rise or fall)	$t_T$	2	50	2	50	ns	
WRITE command hold time	$t_{WCH}$	8		10		ns	
WRITE command hold time (referenced to RAS#)	$t_{WCR}$	40		45		ns	
WE# command setup time	$t_{WCS}$	0		0		ns	27
WRITE command pulse width	$t_{WP}$	8		10		ns	
WE# hold time (CBR Refresh)	$t_{WRH}$	10		10		ns	
WE# setup time (CBR Refresh)	$t_{WRP}$	10		10		ns	

**EDO PAGE MODE**
**AC ELECTRICAL CHARACTERISTICS**

(Notes: 5, 6, 7, 8, 9, 12, 19) (V<sub>DD</sub> = +3.3V ±0.3V)

AC CHARACTERISTICS - EDO PAGE MODE OPTION			-5		-6			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES	
Access time from column address	$t_{AA}$		25		30	ns		
Column-address setup to CAS# precharge	$t_{ACH}$	12		15		ns		
Column-address hold time (referenced to RAS#)	$t_{AR}$	38		45		ns		
Column-address setup time	$t_{ASC}$	0		0		ns		
Row-address setup time	$t_{ASR}$	0		0		ns		
Column address to WE# delay time	$t_{AWD}$	42		49		ns	27	
Access time from CAS#	$t_{CAC}$		13		15	ns		
Column-address hold time	$t_{CAH}$	8		10		ns		
CAS# pulse width	$t_{CAS}$	8	10,000	10	10,000	ns		
CAS# hold time (CBR Refresh)	$t_{CHR}$	8		10		ns	4	
CAS# to output in Low-Z	$t_{CLZ}$	0		0		ns		
Data output hold after next CAS# LOW	$t_{COH}$	3		3		ns		
CAS# precharge time	$t_{CP}$	8		10		ns	13	
Access time from CAS# precharge	$t_{CPA}$		28		35	ns		
CAS# to RAS# precharge time	$t_{CRP}$	5		5		ns		
CAS# hold time	$t_{CSH}$	38		45		ns		
CAS# setup time (CBR Refresh)	$t_{CSR}$	5		5		ns		
CAS# to WE# delay time	$t_{CWD}$	28		35		ns	27	
WRITE command to CAS# lead time	$t_{CWL}$	8		10		ns		
Data-in hold time	$t_{DH}$	8		10		ns	18	
Data-in setup time	$t_{DS}$	0		0		ns	18	
Output disable	$t_{OD}$	0	12	0	15	ns		
Output enable	$t_{OE}$		12		15	ns		
OE# hold time from WE# during READ-MODIFY-WRITE cycle	$t_{OEH}$	8		10		ns	28	
OE# HIGH hold from CAS# HIGH	$t_{OEHC}$	5		10		ns	28	
OE# HIGH pulse width	$t_{OEP}$	5		5		ns		
OE# LOW to CAS# HIGH setup time	$t_{OES}$	4		5		ns		
Output buffer turn-off delay	$t_{OFF}$	0	12	0	15	ns	17, 24	

**EDO PAGE MODE**
**AC ELECTRICAL CHARACTERISTICS**

(Notes: 5, 6, 7, 8, 9, 12, 19) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - EDO PAGE MODE OPTION	SYMBOL	-5		-6		UNITS	NOTES
PARAMETER		MIN	MAX	MIN	MAX		
OE# setup prior to RAS# during HIDDEN REFRESH cycle	$t_{ORD}$	0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	$t_{PC}$	20		25		ns	
EDO-PAGE-MODE READ-WRITE cycle time	$t_{PRWC}$	47		56		ns	
Access time from RAS#	$t_{RAC}$		50		60	ns	
RAS# to column-address delay time	$t_{RAD}$	9		12		ns	15
Row-address hold time	$t_{RAH}$	9		10		ns	
RAS# pulse width	$t_{RAS}$	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	$t_{RASP}$	50	125,000	60	125,000	ns	
Random READ or WRITE cycle time	$t_{RC}$	84		104		ns	
RAS# to CAS# delay time	$t_{RCD}$	11		14		ns	14
READ command hold time (referenced to CAS#)	$t_{RCH}$	0		0		ns	16
READ command setup time	$t_{RCS}$	0		0		ns	
Refresh period (4,096 cycles)	$t_{REF}$		64		64	ms	
RAS# precharge time	$t_{RP}$	30		40		ns	
RAS# to CAS# precharge time	$t_{RPC}$	5		5		ns	
READ command hold time (referenced to RAS#)	$t_{RRH}$	0		0		ns	16
RAS# hold time	$t_{RSH}$	13		15		ns	
READ-WRITE cycle time	$t_{RWC}$	116		140		ns	
RAS# to WE# delay time	$t_{RWD}$	67		79		ns	27
WRITE command to RAS# lead time	$t_{RWL}$	13		15		ns	
Transition time (rise or fall)	$t_T$	2	50	2	50	ns	
WRITE command hold time	$t_{WCH}$	8		10		ns	
WRITE command hold time (referenced to RAS#)	$t_{WCR}$	38		45		ns	
WE# command setup time	$t_{WCS}$	0		0		ns	27
Output disable delay from WE#	$t_{WHZ}$		12		15	ns	
WRITE command pulse width	$t_{WP}$	5		5		ns	
WE# pulse to disable at CAS# HIGH	$t_{WPZ}$	10		10		ns	
WE# hold time (CBR Refresh)	$t_{WRH}$	8		10		ns	
WE# setup time (CBR Refresh)	$t_{WRP}$	8		10		ns	

## SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

(Notes: 1) ( $V_{DD} = +3.3V \pm 0.3V$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	$V_{DD}$	3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs	$V_{IH}$	$V_{DD} \times 0.7$	$V_{DD} + 0.5$	V	
INPUT LOW VOLTAGE: Logic 0; All inputs	$V_{IL}$	-1	$V_{DD} \times 0.3$	V	
OUTPUT LOW VOLTAGE: $I_{OUT} = 3mA$	$V_{OL}$	-	0.4	V	
INPUT LEAKAGE CURRENT: $V_{IN} = GND$ to $V_{DD}$	$I_{LI}$	-	10	$\mu A$	
OUTPUT LEAKAGE CURRENT: $V_{OUT} = GND$ to $V_{DD}$	$I_{LO}$	-	10	$\mu A$	
STANDBY CURRENT: SCL = SDA = $V_{DD} - 0.3V$ ; All other inputs = GND or $3.3V + 10\%$	$I_{SB}$	-	30	$\mu A$	
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	$I_{CC}$	-	2	mA	

## SERIAL PRESENCE-DETECT EEPROM AC ELECTRICAL CHARACTERISTICS

(Notes: 1) ( $V_{DD} = +3.3V \pm 0.3V$ )

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	$t_{AA}$	0.3	3.5	$\mu s$	
Time the bus must be free before a new transition can start	$t_{BUF}$	4.7		$\mu s$	
Data-out hold time	$t_{DH}$	300		ns	
SDA and SCL fall time	$t_F$		300	ns	
Data-in hold time	$t_{HD:DAT}$	0		$\mu s$	
Start condition hold time	$t_{HD:STA}$	4		$\mu s$	
Clock HIGH period	$t_{HIGH}$	4		$\mu s$	
Noise suppression time constant at SCL, SDA inputs	$t_I$		100	ns	
Clock LOW period	$t_{LOW}$	4.7		$\mu s$	
SDA and SCL rise time	$t_R$		1	$\mu s$	
SCL clock frequency	$t_{SCL}$		100	KHz	
Data-in setup time	$t_{SU:DAT}$	250		ns	
Start condition setup time	$t_{SU:STA}$	4.7		$\mu s$	
Stop condition setup time	$t_{SU:STO}$	4.7		$\mu s$	
WRITE cycle time	$t_{WRC}$		10	ms	29

## NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. VDD = +3.3V; f = 1 MHz.
3. I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
6. An initial pause of 100 $\mu$ s is required after power-up, followed by eight RAS# REFRESH cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the t<sub>REF</sub> refresh requirement is exceeded.
7. AC characteristics assume t<sub>T</sub> = 5ns for FPM and t<sub>T</sub> = 2.5ns for EDO.
8. V<sub>IH</sub> (MIN) and V<sub>IL</sub> (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>).
9. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
10. If CAS# = V<sub>IH</sub>, data output is High-Z.
11. If CAS# = V<sub>IL</sub>, data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates and 100pF and V<sub>OL</sub> = 0.8V and V<sub>OH</sub> = 2V.
13. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for t<sub>CP</sub>.
14. The t<sub>RCD</sub> (MAX) limit is no longer specified. t<sub>RCD</sub> (MAX) was specified as a reference point only. If t<sub>RCD</sub> was greater than the specified t<sub>RCD</sub> (MAX) limit, then access time was controlled exclusively by t<sub>CAC</sub> (t<sub>RAC</sub> [MIN] no longer applied). With or without the t<sub>RCD</sub> (MAX) limit, t<sub>AA</sub> and t<sub>CAC</sub> must always be met.
15. The t<sub>RAD</sub> (MAX) limit is no longer specified. t<sub>RAD</sub> (MAX) was specified as a reference point only. If t<sub>RAD</sub> was greater than the specified t<sub>RAD</sub> (MAX) limit, then access time was controlled exclusively by t<sub>AA</sub> (t<sub>RAC</sub> and t<sub>CAC</sub> no longer applied). With or without the t<sub>RAD</sub> (MAX) limit, t<sub>AA</sub>, t<sub>RAC</sub> and t<sub>CAC</sub> must always be met.
16. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a READ cycle.
17. t<sub>OFF</sub> (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.


18. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
19. If OE# is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Additionally, with EDO, WE# must be pulsed during CAS# HIGH time in order to place I/O buffers in High-Z.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# = LOW and OE# = HIGH.
21. The 3ns minimum is a parameter guaranteed by design.
22. Column address changed once each cycle.
23. 16MB module values will be half of those shown.
24. With the FPM option, t<sub>OFF</sub> is determined by the first RAS# or CAS# signal to transition HIGH. In comparison, t<sub>OFF</sub> on an EDO option is determined by the latter of the RAS# and CAS# signals to transition HIGH.
25. Applies to both FPM and EDO operating modes.
26. All other inputs at 0.2V or VDD - 0.2V.
27. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CWD</sub> are not restrictive operating parameters. t<sub>WCS</sub> applies to EARLY WRITE cycles. t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CWD</sub> apply to READ-MODIFY-WRITE cycles. If t<sub>WCS</sub> • t<sub>WCS</sub> (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If t<sub>WCS</sub> < t<sub>WCS</sub> (MIN) and t<sub>RWD</sub> • t<sub>RWD</sub> (MIN), t<sub>AWD</sub> • t<sub>AWD</sub> (MIN) and t<sub>CWD</sub> • t<sub>CWD</sub> (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW result in a LATE WRITE (OE#-controlled) cycle. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not applicable in a LATE WRITE cycle.
28. LATE WRITE and READ-MODIFY-WRITE cycles must have both t<sub>OD</sub> and t<sub>OEH</sub> met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS# remains LOW and OE# is taken back LOW after t<sub>OEH</sub> is met. If CAS# goes HIGH prior to OE# going back LOW, the DQs will remain open.

**NOTES (continued)**

29. The SPD EEPROM WRITE cycle time ( $t_{WRC}$ ) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

30. VIH overshoot: VIH (MAX) = VDD + 2V for a pulse width  $\leq 10\text{ns}$ , and the pulse width cannot be greater than one third of the cycle rate. VIL undershoot: VIL (MIN) = -2V for a pulse width  $\leq 10\text{ns}$ , and the pulse width cannot be greater than one third of the cycle rate.


## READ CYCLE 25


 FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>ACH</sub> (EDO)	12		15		ns
t <sub>AR</sub> (FPM)	40		45		ns
t <sub>AR</sub> (EDO)	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub> (FPM)	13	10,000	15	10,000	ns
t <sub>CAS</sub> (EDO)	8	10,000	10	10,000	ns
t <sub>CLZ</sub> (FPM)	3		3		ns
t <sub>CLZ</sub> (EDO)	0		0		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub> (FPM)	50		60		ns
t <sub>CSH</sub> (EDO)	38		45		ns
t <sub>OD</sub> (FPM)	3	13	3	15	ns
t <sub>OD</sub> (EDO)	0	12	0	15	ns
t <sub>OE</sub> (FPM)		13		15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OE</sub> (EDO)			12		ns
t <sub>OFF</sub> (FPM)	3		13	3	ns
t <sub>OFF</sub> (EDO)	0		12	0	ns
t <sub>RAC</sub>			50		ns
t <sub>RAD</sub> (FPM)	13			15	ns
t <sub>RAD</sub> (EDO)	9			12	ns
t <sub>RAH</sub> (FPM)	8			10	ns
t <sub>RAH</sub> (EDO)	9			10	ns
t <sub>RAS</sub>	50		10,000	60	ns
t <sub>RC</sub> (FPM)	90			110	ns
t <sub>RC</sub> (EDO)	84			104	ns
t <sub>RCD</sub> (FPM)	18			20	ns
t <sub>RCD</sub> (EDO)	11			14	ns
t <sub>RCH</sub>	0			0	ns
t <sub>RCS</sub>	0			0	ns
t <sub>RP</sub>	30			40	ns
t <sub>RRH</sub>	0			0	ns
t <sub>RSH</sub>	13			15	ns


NOTE: 1. For EDO, t<sub>OFF</sub> is referenced from rising edge of RAS# or CAS#, whichever occurs last. For FPM, t<sub>OFF</sub> is referenced from rising edge of RAS# or CAS#, whichever occurs first.

**EARLY WRITE CYCLE 25**

**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>ACH</sub> (EDO)	12		15		ns
t <sub>AR</sub> (FPM)	40		45		ns
t <sub>AR</sub> (EDO)	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub> (FPM)	13	10,000	15	10,000	ns
t <sub>CAS</sub> (EDO)	8	10,000	10	10,000	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub> (FPM)	50		60		ns
t <sub>CSH</sub> (EDO)	38		45		ns
t <sub>CWL</sub> (FPM)	13		15		ns
t <sub>CWL</sub> (EDO)	8		10		ns
t <sub>DH</sub>	8		10		ns
t <sub>DS</sub>	0		0		ns
t <sub>RAD</sub> (FPM)	13		15		ns
t <sub>RAD</sub> (EDO)	9		12		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RAH</sub> (FPM)	8		10		ns
t <sub>RAH</sub> (EDO)	9		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RC</sub> (FPM)	90		110		ns
t <sub>RC</sub> (EDO)	84		104		ns
t <sub>RCD</sub> (FPM)	18		20		ns
t <sub>RCD</sub> (EDO)	11		14		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns
t <sub>RWL</sub>	13		15		ns
t <sub>WCH</sub>	8		10		ns
t <sub>WCR</sub> (FPM)	40		45		ns
t <sub>WCR</sub> (EDO)	38		45		ns
t <sub>WCS</sub>	0		0		ns
t <sub>WP</sub> (FPM)	8		10		ns
t <sub>WP</sub> (EDO)	5		5		ns


### FAST-PAGE-MODE READ CYCLE



### FAST PAGE MODE TIMING PARAMETERS


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>AR</sub>	40		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	13	10,000	15	10,000	ns
t <sub>CLZ</sub>	3		3		ns
t <sub>CP</sub>	8		10		ns
t <sub>CPA</sub>		30		35	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub>	50		60		ns
t <sub>OD</sub>	3	13	3	15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OE</sub>				13	ns
t <sub>OFF</sub>	3		13	15	ns
t <sub>PC</sub>	30		35		ns
t <sub>RAC</sub>			50	60	ns
t <sub>RAD</sub>	13		15		ns
t <sub>RAH</sub>	8		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub>	18		20		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RRH</sub>	0		0		ns
t <sub>RSH</sub>	13		15		ns

**EDO-PAGE-MODE READ CYCLE**

**EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>AACH</sub>	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>CLZ</sub>	0		0		ns
t <sub>COH</sub>	3		3		ns
t <sub>CP</sub>	8		10		ns
t <sub>CPA</sub>		28		35	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub>	38		45		ns
t <sub>OD</sub>	0	12	0	15	ns
t <sub>OE</sub>		12		15	ns


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OEH</sub>	5		10		ns
t <sub>OEP</sub>	5		5		ns
t <sub>OES</sub>	4		5		ns
t <sub>OFF</sub>	0	12	0	15	ns
t <sub>PC</sub>	20		25		ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RRH</sub>	0		0		ns
t <sub>RSH</sub>	13		15		ns

**FAST/EDO-PAGE-MODE EARLY WRITE CYCLE<sup>25</sup>**

**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
tACH (EDO)	12		15		ns
tAR (FPM)	40		45		ns
tAR (EDO)	38		45		ns
tASC	0		0		ns
tASR	0		0		ns
tCAH	8		10		ns
tCAS (FPM)	13	10,000	15	10,000	ns
tCAS (EDO)	8	10,000	10	10,000	ns
tCP	8		10		ns
tCRP	5		5		ns
tCSH (FPM)	50		60		ns
tCSH (EDO)	38		45		ns
tCWL (FPM)	13		15		ns
tCWL (EDO)	8		10		ns
tDH	8		10		ns
tDS	0		0		ns
tPC (FPM)	30		35		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
tPC (EDO)	20		25		ns
tRAD (FPM)	13		15		ns
tRAD (EDO)	9		12		ns
tRAH (FPM)	8		10		ns
tRAH (EDO)	9		10		ns
tRASP	50	125,000	60	125,000	ns
tRCD (FPM)	18		20		ns
tRCD (EDO)	11		14		ns
tRP	30		40		ns
tRSH	13		15		ns
tRWL	13		15		ns
tWCH	8		10		ns
tWCR (FPM)	40		45		ns
tWCR (EDO)	38		45		ns
tWCS	0		0		ns
tWP (FPM)	8		10		ns
tWP (EDO)	5		5		ns

### READ-WRITE CYCLE<sup>25</sup> (LATE WRITE and READ-MODIFY-WRITE cycles)




#### FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>ACH</sub> (EDO)	12		15		ns
t <sub>AR</sub> (FPM)	40		45		ns
t <sub>AR</sub> (EDO)	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>AWD</sub> (FPM)	48		55		ns
t <sub>AWD</sub> (EDO)	42		49		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub> (FPM)	13	10,000	15	10,000	ns
t <sub>CAS</sub> (EDO)	8	10,000	10	10,000	ns
t <sub>CLZ</sub> (FPM)	3		3		ns
t <sub>CLZ</sub> (EDO)	0		0		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub> (FPM)	50		60		ns
t <sub>CSH</sub> (EDO)	38		45		ns
t <sub>CSR</sub>	5		5		ns
t <sub>CWD</sub> (FPM)	36		40		ns
t <sub>CWD</sub> (EDO)	28		35		ns
t <sub>CWL</sub> (FPM)	13		15		ns
t <sub>CWL</sub> (EDO)	8		10		ns
t <sub>DH</sub>	8		10		ns
t <sub>DS</sub>	0		0		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OD</sub> (FPM)	3	13	3	15	ns
t <sub>OD</sub> (EDO)	0	12	0	15	ns
t <sub>OE</sub> (FPM)		13		15	ns
t <sub>OE</sub> (EDO)		12		15	ns
t <sub>OEH</sub> (FPM)	13		15		ns
t <sub>OEH</sub> (EDO)	8		10		ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub> (FPM)	13		15		ns
t <sub>RAD</sub> (EDO)	9		12		ns
t <sub>RAH</sub> (FPM)	8		10		ns
t <sub>RAH</sub> (EDO)	9		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RCD</sub> (FPM)	18		20		ns
t <sub>RCD</sub> (EDO)	11		14		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns
t <sub>RWC</sub> (FPM)	131		155		ns
t <sub>RWC</sub> (EDO)	116		140		ns
t <sub>RWD</sub> (FPM)	73		85		ns
t <sub>RWD</sub> (EDO)	67		79		ns
t <sub>RWL</sub>	13		15		ns
t <sub>WP</sub> (FPM)	8		10		ns
t <sub>WP</sub> (EDO)	5		5		n

## FAST/EDO-PAGE-MODE READ-WRITE CYCLE<sup>25</sup> (LATE WRITE and READ-MODIFY-WRITE cycles)



■ DON CARE  
▨ UNDEFINED


### FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>AR</sub> (FPM)	40		45		ns
t <sub>AR</sub> (EDO)	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>AWD</sub> (FPM)	48		55		ns
t <sub>AWD</sub> (EDO)	42		49		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub> (FPM)	13	10,000	15	10,000	ns
t <sub>CAS</sub> (EDO)	8	10,000	10	10,000	ns
t <sub>CLZ</sub> (FPM)	3		3		ns
t <sub>CLZ</sub> (EDO)	0		0		ns
t <sub>CP</sub>	8		10		ns
t <sub>CPA</sub> (FPM)		30		35	ns
t <sub>CPA</sub> (EDO)		28		35	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub> (FPM)	50		60		ns
t <sub>CSH</sub> (EDO)	38		45		ns
t <sub>CWD</sub> (FPM)	36		40		ns
t <sub>CWD</sub> (EDO)	28		35		ns
t <sub>CWL</sub> (FPM)	13		15		ns
t <sub>CWL</sub> (EDO)	8		10		ns
t <sub>DH</sub>	8		10		ns
t <sub>DS</sub>	0		0		ns
t <sub>OD</sub> (FPM)	3	13	3	15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OD</sub> (EDO)	0	12	0	15	ns
t <sub>OE</sub> (FPM)			13		ns
t <sub>OE</sub> (EDO)			12		ns
t <sub>OEH</sub> (FPM)	13			15	ns
t <sub>OEH</sub> (EDO)	8			10	ns
t <sub>PC</sub> (FPM)	30			35	ns
t <sub>PC</sub> (EDO)	20			25	ns
t <sub>PRWC</sub> (FPM)	76			85	ns
t <sub>PRWC</sub> (EDO)	47			56	ns
t <sub>RAC</sub>			50		ns
t <sub>RAD</sub> (FPM)	13			15	ns
t <sub>RAD</sub> (EDO)	9			12	ns
t <sub>RAH</sub> (FPM)	8			10	ns
t <sub>RAH</sub> (EDO)	9			10	ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub> (FPM)	18			20	ns
t <sub>RCD</sub> (EDO)	11			14	ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30			40	ns
t <sub>RSH</sub>	13			15	ns
t <sub>RWD</sub> (FPM)	73			85	ns
t <sub>RWD</sub> (EDO)	67			79	ns
t <sub>RWL</sub>	13			15	ns
t <sub>WP</sub> (FPM)	8			10	ns
t <sub>WP</sub> (EDO)	5			5	ns

NOTE: 1. t<sub>PC</sub> is for LATE WRITE cycles only.

### EDO-PAGE-MODE READ EARLY WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




#### EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>ACH</sub>	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>COH</sub>	3		3		ns
t <sub>CP</sub>	8		10		ns
t <sub>CPA</sub>		28		35	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub>	38		45		ns
t <sub>DH</sub>	8		10		ns
t <sub>DS</sub>	0		0		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OE</sub>			12		ns
t <sub>PC</sub>	20		25		ns
t <sub>RAC</sub>			50		ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns
t <sub>WCH</sub>	8		10		ns
t <sub>WCS</sub>	0		0		ns
t <sub>WHZ</sub>			12		ns
				15	

# FAST-PAGE-MODE READ EARLY WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




## **FAST PAGE MODE TIMING PARAMETERS**

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
tAA		25		30	ns
tAR	40		45		ns
tASC	0		0		ns
tASR	0		0		ns
tCAC		13		15	ns
tCAH	8		10		ns
tCAS	13	10,000	15	10,000	ns
tCLZ	3		3		ns
tCP	8		10		ns
tCRP	5		5		ns
tCSH	50		60		ns
tCWL	13		15		ns
tDH	8		10		ns
tDS	0		0		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
tOFF	3	13	3	15	ns
tPC	30		35		ns
tRAC		50		60	ns
tRAD	13		15		ns
tRAH	8		10		ns
tRASP	50	125,000	60	125,000	ns
tRCD	18		20		ns
tRCS	0		0		ns
tRP	30		40		ns
tRSH	13		15		ns
tRWL	13		15		ns
tWCH	8		10		ns
tWCS	0		0		ns
tWP	8		10		ns

**NOTE:** 1. Do not drive data prior to tristate.



### EDO READ CYCLE (with WE#-controlled disable)



### EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>CLZ</sub>	0		0		ns
t <sub>CP</sub>	8		10		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub>	38		45		ns


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OD</sub>	0	12	0	15	ns
t <sub>OE</sub>		12		15	ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>WHZ</sub>		12		15	ns
t <sub>WPZ</sub>	10		10		ns

**RAS#-ONLY REFRESH CYCLE<sup>25</sup>**

**CBR REFRESH CYCLE<sup>25</sup>**  
 (Addresses = DON'T CARE)

**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{ASR}$	0		0		ns
$t_{CHR}$ (FPM)	15		15		ns
$t_{CHR}$ (EDO)	8		10		ns
$t_{CP}$	8		10		ns
$t_{CRP}$	5		5		ns
$t_{CSR}$	5		5		ns
$t_{RAH}$ (FPM)	8		10		ns
$t_{RAH}$ (EDO)	9		10		ns
$t_{RAS}$	50	10,000	60	10,000	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{RC}$ (FPM)	90		110		ns
$t_{RC}$ (EDO)	84		104		ns
$t_{RP}$	30		40		ns
$t_{RPC}$ (FPM)	0		0		ns
$t_{RPC}$ (EDO)	5		5		ns
$t_{WRH}$ (FPM)	10		10		ns
$t_{WRH}$ (EDO)	8		10		ns
$t_{WRP}$ (FPM)	10		10		ns
$t_{WRP}$ (EDO)	8		10		ns


### HIDDEN REFRESH CYCLE<sup>20, 25</sup> (WE# = HIGH)



### FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS



SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{AA}$		25		30	ns
$t_{AR}$ (FPM)	40		45		ns
$t_{AR}$ (EDO)	38		45		ns
$t_{ASC}$	0		0		ns
$t_{ASR}$	0		0		ns
$t_{CAC}$		13		15	ns
$t_{CAH}$	8		10		ns
$t_{CHR}$ (FPM)	15		15		ns
$t_{CHR}$ (EDO)	8		10		ns
$t_{CLZ}$ (FPM)	3		3		ns
$t_{CLZ}$ (EDO)	0		0		ns
$t_{CRP}$	5		5		ns
$t_{OD}$ (FPM)	3	13	3	15	ns
$t_{OD}$ (EDO)	0	12	0	15	ns
$t_{OE}$ (FPM)		13		15	ns
$t_{OE}$ (EDO)		12		15	ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{OFF}$ (FPM)	3	13	3	15	ns
$t_{OFF}$ (EDO)	0	12	0	15	ns
$t_{ORD}$	0		0		ns
$t_{RAC}$			50		ns
$t_{RAD}$ (FPM)	13		15		ns
$t_{RAD}$ (EDO)	9		12		ns
$t_{RAH}$ (FPM)	8		10		ns
$t_{RAH}$ (EDO)	9		10		ns
$t_{RAS}$	50	10,000	60	10,000	ns
$t_{RC}$ (FPM)	90		110		ns
$t_{RC}$ (EDO)	84		104		ns
$t_{RCD}$ (FPM)	18		20		ns
$t_{RCD}$ (EDO)	11		14		ns
$t_{RP}$	30		40		ns
$t_{RSH}$	13		15		ns

**SPD EEPROM**

**SERIAL PRESENCE-DETECT EEPROM  
TIMING PARAMETERS**

SYMBOL	MIN	MAX	UNITS
$t_{AA}$	0.3	3.5	$\mu s$
$t_{BUF}$	4.7		$\mu s$
$t_{DH}$	300		ns
$t_F$		300	ns
$t_{HD:DAT}$	0		$\mu s$
$t_{HD:STA}$	4		$\mu s$

SYMBOL	MIN	MAX	UNITS
$t_{HIGH}$	4		$\mu s$
$t_{LOW}$	4.7		$\mu s$
$t_R$		1	$\mu s$
$t_{SU:DAT}$	250		ns
$t_{SU:STA}$	4.7		$\mu s$
$t_{SU:STO}$	4.7		$\mu s$

**100-PIN DIMM  
DF-3 (16MB)**

**100-PIN DIMM  
DF-4 (32MB)**


**NOTE:** All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.



4, 8 MEG x 32  
DRAM DIMMs



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: [prodmktrg@micronsemi.com](mailto:prodmktrg@micronsemi.com), Internet: <http://www.micronsemi.com>, Customer Comment Line: 800-932-4992

Micron is a registered trademark of Micron Technology, Inc.