Addendum

HC908JB16AD/D Rev. 1, 8/2002

Addendum to MC68HC908JB16 Technical Data





This addendum provides update and additional information to the MC68HC908JB16 Technical Data, Rev. 1 (Motorola document number MC68HC908JB16/D),

pertaining to the following:

- MC68HC908JB16
 - Update to V_{REG} LVI trip point
 - 20-pin SOIC package
- MC68HC908JB12
- MC68HC08JB16

MC68HC908JB16

This section updates data sheet information and introduces the 20-pin SOIC package for the MC68HC908JB16.

V_{REG} LVI Trip Point

Page 318, entry for minimum $V_{\mbox{\scriptsize REG}}$ LVI trip point voltage has been updated.

From:

Characteristic	Symbol	Min	Тур	Max	Unit
V _{REG} LVI trip point voltage	V_{LVR}	2.0	2.2	2.6	V

To:

V _{REG} LVI trip point voltage	V_{LVR}	1.9	2.2	2.6	V
---	-----------	-----	-----	-----	---

20-Pin SOIC Order Number: MC68HC908JB16JDW

VSS	1 20	RST				
			Pins not available	on 20-pin package	:	
OSC1	2 19		PTC1/RxD	PTE0/TCLK	PTD2	
OSC2	3 18	PTA1/KBA1		PTE2/T2CH01	PTD3	
VREG	4 17	PTA2/KBA2	CGMXFC1	CGMXFC2	PTD4	
VDD _	5 16	PTA3/KBA3	CGMOUT1	CGMOUT2	PTD5	
PTD0/1	6 15	PTA4/KBA4	VREGA0	VREGA1		
PTE1/T1CH01	7 14	PTA5/KBA5	VSSA0	VSSA1	VDDA	
PTE3/D+	8 13	PTA6/KBA6	Internal pads are u	unconnected.		
PTE4/D-	9 12	PTA7/KBA7	PTD0/1 pin: PTD0 and PTD1 internal pads are bonded together to PTD0/ and has 50 mA sink capability when configured as an output.			
PTC0/TxD	10 11	☐ ĪRQ		irection must be cor		

Figure 1. 20-Pin SOIC Pin Assignment




Figure 2. 20-Pin SOIC Mechanical Dimensions (Case No. 751D)

MC68HC908JB12

This section introduces the MC68HC908JB12, a derivative of the MC68HC908JB16. The entire MC68HC908JB16 data book, including the updates in this addendum, applies to this device, with exceptions outlined below.

Table 1. Summary of MC68HC908JB12 and MC68HC908JB16 Differences

	MC68HC908JB12	MC68HC908JB16
FLASH Memory	12,288 bytes (\$CA00–\$F9FF)	16,384 bytes (\$BA00–\$F9FF)
Dual Clock Generator Module	Not implemented. \$0051–\$0059 unimplemented.	Available in 32-pin LQFP only.
Available Packages ⁽¹⁾	— 28-pin SOIC 20-pin SOIC	32-pin LQFP 28-pin SOIC 20-pin SOIC

Notes:

MCU Block Diagram Figure 3 shows the structure of the MC68HC908JB12.

Memory Map Figure 4 shows the memory map of the MC68HC908JB12.

Dual Clock Generator Module

The dual 27-MHz clock generator module on the MC68HC908JB16 is not designed in the MC68HC908JB12, hence, register locations from \$0051 to \$0059 are unimplemented. Information in the data book relating to the CGM do not apply to the MC68HC908JB12.

^{1.} The pin assignments are identical for both devices; see data sheet.

4




Figure 3. MC68HC908JB12 Block Diagram

\$0000	
φυυυυ ↓	I/O Registers
\$007F	128 Bytes
\$0080	RAM
↓ \$01FF	384 Bytes
\$0200	Unimplemented
↓ \$C9FF	51,200 Bytes
\$CA00	
\$CA00 ↓	FLASH Memory
\$F9FF	12,288 Bytes
\$FA00	Monitor ROM 1
↓ \$FDFF	1,024 Bytes
\$FE00	SIM Break Status Register (SBSR)
\$FE01	SIM Reset Status Register (SRSR)
\$FE02	Reserved
\$FE03	SIM Break Flag Control Register (SBFCR)
\$FE04	Interrupt Status Register 1 (INT1)
\$FE05	Interrupt Status Register 2 (INT2)
\$FE06	Reserved
\$FE07	Reserved
\$FE08	FLASH Control Register (FLCR)
\$FE09	FLASH Block Protect Register (FLBPR)
\$FE0A	Reserved
\$FE0B	Reserved
\$FE0C	Break Address Register High (BRKH)
\$FE0D	Break Address Register Low (BRKL)
\$FE0E	Break Status and Control Register (BRKSCR)
\$FE0F	Reserved
\$FE10	Monitor ROM 2
↓ \$FFCF	448 Bytes
\$FFD0	
\	FLASH Vectors 48 Bytes
\$FFFF	10 29100

Figure 4. MC68HC908JB12 Memory Map

Pullup on PTE3/D+ and PTE4/D- Pins

On the MC68HC908JB12, control over the pullup devices on PTE3/D+ and PTE4/D- pins are shown in **Table 2**.

Table 2. Pullup Control on PTE3/D+ and PTE4/D- Pins

PULLEN (\$001A)	USBEN (\$0038)	PTExP (\$001D)	PTE4IE (\$001C)	PTE3/D+ pin	PTE4/D- pin
0	0	0	0	_	_
0	0	1	0	5 k Ω pullup to V_{DD}	5 k Ω pullup to V _{DD}
0	0	0	1	_	5 k Ω pullup to V _{DD} ⁽¹⁾
0	0	1	1	5 k Ω pullup to V_{DD}	5 k Ω pullup to V _{DD} ⁽¹⁾
0	1	Х	Х	_	_
1	1	Х	Х	_	1.5kΩ pullup to V _{REG}
1	0	Х	0	_	1.5kΩ pullup to V _{REG}
1	0	Х	1	Do not set this configuration.	

Notes:

1. External interrupt function is also enabled on PTE4/D- pin.

Electrical Specifications

Electrical specifications for the MC68HC908JB16 apply to the MC68HC908JB12, except for the USB reset timing:

Bus State		Signaling Levels
Dus State	Transmit	Receive
Reset	NA	D+ and D- < V_{IL} (max) for \geq 8 μ s (MC68HC908JB16) D+ and D- < V_{IL} (max) for \geq 125 μ s (MC68HC908JB12)

Order Numbers

These are MC order numbers for MC68HC908JB12.

Table 3. MC68HC908JB12 Order Numbers

MC Order Number	Package	Operating Temperature Range
MC68HC908JB12JDW	20-pin SOIC	0 °C to +70 °C
MC68HC908JB12DW	28-pin SOIC	0 °C to +70 °C

MC68HC08JB16

This section introduces the MC68HC08JB16, the ROM part equivalent to the MC68HC908JB16. The entire MC68HC908JB16 data book applies to this ROM device, with exceptions outlined below.

Table 4. Summary of MC68HC08JB16 and MC68HC908JB16 Differences

	MC68HC08JB16	MC68HC908JB16
Memory (\$BA00-\$F9FF)	16,384 bytes ROM	16,384 bytes FLASH
User vectors (\$FFD0-\$FFFF)	48 bytes ROM	48 bytes FLASH
Registers at \$FE08 and \$FE09	Not used; locations are reserved	FLASH related registers. \$FE08 — FLCR \$FE09 — FLBPR
Monitor ROM 1 (\$FA00-\$FDFF)	Unimplemented	Used for testing and FLASH
Monitor ROM 2 (\$FE10-\$FFCF)	Used for testing purposes only.	programming/erasing.
Dual Clock Generator Module	Currently not available.	Available in 32-pin LQFP only.
Available Packages ⁽¹⁾	32-pin LQFP currently not available. 28-pin SOIC 20-pin SOIC	32-pin LQFP 28-pin SOIC 20-pin SOIC

Notes:

MCU Block Diagram Figure 5 shows the block diagram of the MC68HC08JB16.

Memory Map Figure 6 shows the memory map of the MC68HC08JB16.

Reserved Registers The two registers at \$FE08 and \$FF09 are reserved locations on the

MC68HC08JB16.

On the MC68HC908JB16, these two locations are the FLASH control register

and the FLASH block protect register respectively.

Monitor ROM The monitor program (monitor ROM, \$FE10-\$FFCF) on the MC68HC08JB16

is for device testing only.

^{1.} The pin assignments are identical for both devices; see data sheet.




Figure 5. MC68HC08JB16 Block Diagram

\$0000	1/0 D
. ↓	I/O Registers 128 Bytes
\$007F	,
\$0080 ↓	RAM
\$01FF	384 Bytes
\$0200	Unimplemented
↓ \$B9FF	47,104 Bytes
\$BA00	ROM
↓ \$F9FF	16,384 Bytes
\$FA00	Unimplemented
↓ \$FDFF	1,024 Bytes
\$FE00	SIM Break Status Register (SBSR)
\$FE01	SIM Reset Status Register (SRSR)
\$FE02	Reserved
\$FE03	SIM Break Flag Control Register (SBFCR)
\$FE04	Interrupt Status Register 1 (INT1)
\$FE05	Interrupt Status Register 2 (INT2)
\$FE06	Reserved
\$FE07	Reserved
\$FE08	Reserved
\$FE09	Reserved
\$FE0A	Reserved
\$FE0B	Reserved
\$FE0C	Break Address Register High (BRKH)
\$FE0D	Break Address Register Low (BRKL)
\$FE0E	Break Status and Control Register (BRKSCR)
\$FE0F	Reserved
\$FE10	Monitor ROM
\$FFCF	448 Bytes
\$FFD0	ROM Vectors
\$FFFF	48 Bytes

Figure 6. MC68HC08JB16 Memory Map

HC908JB16AD/D

Electrical Specifications

Electrical specifications for the MC68HC908JB16 apply to the

MC68HC08JB16, except for the following:

FLASH Memory Characteristics The FLASH memory electrical characteristics do not apply to the

MC68HC08JB16 ROM device.

ROM MC Order Numbers These part numbers are generic numbers only. To place an order, ROM code must be submitted to the ROM Processing Center (RPC).

Table 5. ROM MC Order Numbers

MC Order Number	Package	Operating Temperature Range
MC68HC08JB16JDW	20-pin SOIC	0 °C to +70 °C
MC68HC08JB16DW	28-pin SOIC	0 °C to +70 °C

NOTES

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130

JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre, 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

HOME PAGE:

http://motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2003

HC908JB16AD/D Rev. 1 8/2003