

## *Product Preview*

# **Low-Voltage 1:22 Differential PECL/HSTL Clock Driver**

The MC100EP223 is a low skew 1-to-22 differential driver, designed with clock distribution in mind. It accepts two clock sources into an input multiplexer. The selected signal is fanned out to 22 identical differential outputs.

- 200ps Part-to-Part Skew
- 50ps Output-to-Output Skew
- Differential Design
- Open Emitter HSTL Compatible Outputs
- 3.3V  $V_{CC}$
- Both PECL and HSTL Inputs
- 75k $\Omega$  Input Pulldown Resistors
- Thermally Enhanced 64 lead Exposed Pad LQFP

The EP223 is specifically designed, modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate-to-gate skew within a device, and empirical modeling is used to determine process control limits that ensure consistent  $t_{pd}$  distributions from lot to lot. The net result is a dependable, guaranteed low skew device.


The EP223 HSTL outputs are not realized in the conventional manner. To minimize part-to-part and output-to-output skew, the HSTL compatible output levels are generated with an open emitter architecture. The outputs are pulled down with 50 $\Omega$  to ground, rather than the typical 50 $\Omega$  to  $V_{DDQ}$  pullup of a "standard" HSTL output. Because the HSTL outputs are pulled to ground, the EP223 does not utilize the  $V_{DDQ}$  supply of the HSTL standard. The output levels are derived from  $V_{CC}$ .

In the case of an asynchronous control, there is a chance of generating a 'runt' clock pulse when the device is enabled/disabled. To avoid this, the output enable (OE) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state.

To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into 50 $\Omega$ , even if only one side is being used. In most applications, all 22 differential pairs will be used and therefore terminated. In the case where fewer than 22 pairs are used, it is necessary to terminate at least the output pairs on the same package side as the pair(s) being used on that side, in order to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10–20ps) of the output(s) being used which, while not being catastrophic to most designs, will mean a loss of skew margin.

## **MC100EP223**

### **LOW-VOLTAGE 1:22 DIFFERENTIAL PECL/HSTL CLOCK DRIVER**



**TC SUFFIX**  
64-LEAD LQFP PACKAGE  
CASE 840K-01






Figure 1. 64-Lead Pinout (Top View)

PIN NAMES

Pins	Function
HSTL_CLK, HSTL_CLKB	Differential HSTL Inputs
PECL_CLK, PECL_CLKB	Differential PECL Inputs
Q0:21, Q0B:21B	Differential HSTL Outputs
CLK_SEL	Active Clock Select Input
OE	Output Enable
GND	Ground
VCCI	Core VCC
VCCO	I/O VCC

FUNCTION

OE	CLK_SEL	Q0:21, Q0B:21B
0	0	Q = Low, QB = High
0	1	Q = Low, QB = High
1	0	HSTL_CLK, HSTL_CLKB
1	1	PECL_CLK, PECL_CLKB




Figure 2. Logic Symbol

SIGNAL GROUPS

Level	Direction	Signal
HSTL	Input	HSTL_CLK, HSTL_CLKB
HSTL	Output	Q0:21, Q0B:21B
LVPECL	Input	PECL_CLK, PECL_CLKB
LVCMOS/LVTTL	Input	CLK_SEL, OE

**HSTL DC CHARACTERISTICS**

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V <sub>OH</sub>	Output HIGH Voltage				1.0						V
V <sub>OL</sub>	Output LOW Voltage						0.4				V
V <sub>IH</sub>	Input HIGH Voltage				V <sub>CC</sub> +0.1		1.6				V
V <sub>IL</sub>	Input LOW Voltage				−0.3		V <sub>CC</sub> −0.1				V
V <sub>CC</sub>	Input Crossover Voltage				0.68		0.9				V

**PECL DC CHARACTERISTICS**

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V <sub>IH</sub>	Input HIGH Voltage (Note 1.)	2.135		2.420	2.135		2.420	2.135		2.420	V
V <sub>IL</sub>	Input LOW Voltage (Note 1.)	1.490		1.825	1.490		1.825	1.490		1.825	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA

1. These values are for V<sub>CC</sub> = 3.3V. Level specifications vary 1:1 with V<sub>CC</sub>.

**AC CHARACTERISTICS** (V<sub>EE</sub> = GND, V<sub>CC</sub> = V<sub>CC(min)</sub> to V<sub>CC(max)</sub>)

Symbol	Characteristic	0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output IN (Differential)		1.0			1.0			1.0		ns
t <sub>skew</sub>	Within-Device Skew Part-to-Part Skew (Diff)			50 200			50 200			50 200	ps
f <sub>max</sub>	Maximum Input Frequency			250			250			250	MHz
V <sub>PP</sub>	Minimum Input Swing PECL_CLK		600			600			600		mV
V <sub>CMR</sub>	Common Mode Range PECL_CLK										V
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time (20–80%)	300		600	300		600	300		600	ps

**Power Supply Characteristics**

Symbol	Characteristic	Min	Typ	Max	Unit
V <sub>CCI</sub>	Core V <sub>CC</sub>	3.0	3.3	3.6	V
V <sub>CCO</sub>	I/O V <sub>CC</sub>	1.6	1.8	2.0	V
I <sub>CC</sub>	Power Supply Current				mA
I <sub>EE</sub>	Power Supply Current				mA

## APPLICATIONS INFORMATION

**Using the thermally enhanced package of the MC100EP223**

The MC100EP223 uses a thermally enhanced 64 lead LQFP package. This package provides the low thermal impedance that supports the power consumption of the MC100EP223 high-speed bipolar integrated circuit and eases the power management task for the system design. An exposed pad at the bottom of the package establishes thermal conductivity from the package to the printed circuit board. In order to take advantage of the enhanced thermal capabilities of this package, it is recommended to solder the exposed pad of the package to the printed circuit board. The attachment process for exposed pad package is the same as for any standard surface mount package. Vias are recommended from the pad on the board down to an appropriate plane in the board that is capable of distributing the heat. In order to supply enough solder paste to fill those vias and not starve the solder joints, it may be required to stencil print solder paste onto the printed circuit pad. This pad should match the dimensions of the exposed pad. The dimensions of the exposed pad are shown on the package outline in this specification. For thermal system analysis and junction temperature calculation the thermal resistance parameters of the package is provided:

**Thermal Resistance**

Convection LFPM	R <sub>THJA</sub> <sup>a</sup> °C/W	R <sub>THJB</sub> <sup>b</sup> °C/W	R <sub>THJC</sub> <sup>c</sup> °C/W	R <sub>THJB</sub> <sup>d</sup> °C/W
Natural	57.1	24.9	15.8	9.7
100	50.0	21.3		
200	46.9	20.0		
400	43.4	18.7		
800	38.6	16.9		


- a. Junction to ambient, single layer test board, per JESD51-6
- b. Junction to ambient, four conductor layer test board (2S2P), per JES51-6
- c. Junction to case, per MIL-SPEC 883E, method 1012.1
- d. Junction to board, four conductor layer test board (2S2P) per JESD 51-8

It is recommended that users employ thermal modeling analysis to assist in applying the general recommendations to their particular application. The exposed pad of the MC100EP223 package does not have an electrical low impedance path to the substrate of the integrated circuit and its terminals.



## NOTES

## NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

**Technical Information Center: 1-800-521-6274**

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1,  
Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,  
2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.  
852-26668334

**HOME PAGE:** <http://www.motorola.com/semiconductors/>