### **Freescale Semiconductor Technical Data**

MPC8560EC Rev. 3.4, 04/2006

# **MPC8560 Integrated Processor Hardware Specifications**

The MPC8560 contains a PowerPC<sup>™</sup> processor core. The MPC8560 integrates a processor that implements the PowerPC architecture with system logic required for networking, storage, and general-purpose embedded applications. For functional characteristics of the processor, refer to the MPC8560 PowerQUICC III<sup>™</sup> Integrated Communications Processor Reference Manual.


To locate any published errata or updates for this document, contact your Freescale sales office.

#### **Overview** 1

The following section provides a high-level overview of the MPC8560 features. Figure 1 shows the major functional units within the MPC8560.

#### Contents

1.	Overview 1
2.	Electrical Characteristics
3.	Power Characteristics 13
4.	Clock Timing 16
5.	RESET Initialization 18
6.	DDR SDRAM 19
7.	Ethernet: Three-Speed, MII Management 24
8.	Local Bus
9.	СРМ 46
10.	JTAG 52
11.	I2C 55
12.	PCI/PCI-X
13.	RapidIO 61
14.	Package and Pin Listings 73
15.	Clocking
16.	Thermal
17.	System Design Information
18.	Document Revision History 105
19.	Device Nomenclature 110





#### Overview




Figure 1. MPC8560 Block Diagram

## 1.1 Key Features

The following lists an overview of the MPC8560 feature set.

- High-performance, 32-bit Book E-enhanced core that implements the PowerPC architecture
  - 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can
    be locked entirely or on a per-line basis. Separate locking for instructions and data
  - Memory management unit (MMU) especially designed for embedded applications
  - Enhanced hardware and software debug support
  - Performance monitor facility (similar to but different from the MPC8560 performance monitor described in Chapter 18, "Performance Monitor."
- High-performance RISC CPM operating at up to 333 MHz
  - CPM software compatibility with previous PowerQUICC families
  - One instruction per clock
  - Executes code from internal ROM or instruction RAM
  - 32-bit RISC architecture
  - Tuned for communication environments: instruction set supports CRC computation and bit manipulation.

- Internal timer
- Interfaces with the embedded e500 core processor through a 32-Kbyte dual-port RAM and virtual DMA channels for each peripheral controller
- Handles serial protocols and virtual DMA.
- Three full-duplex fast serial communications controllers (FCCs) that support the following
  protocols:
  - ATM protocol through UTOPIA interface (FCC1 and FCC2 only)
  - IEEE802.3/Fast Ethernet
  - HDLC
  - Totally transparent operation
- Two multi-channel controllers (MCCs) that together can handle up to 256 HDLC/transparent channels at 64 Kbps each, multiplexed on up to 8 TDM interfaces
- Four full-duplex serial communications controllers (SCCs) that support the following protocols:
  - High level/synchronous data link control (HDLC/SDLC)
  - LocalTalk (HDLC-based local area network protocol)
  - Universal asynchronous receiver transmitter (UART)
  - Synchronous UART (1x clock mode)
  - Binary synchronous communication (BISYNC)
  - Totally transparent operation
- Serial peripheral interface (SPI) support for master or slave
- I<sup>2</sup>C bus controller
- Time-slot assigner supports multiplexing of data from any of the SCCs and FCCs onto eight time-division multiplexed (TDM) interfaces. The time-slot assigner supports the following TDM formats:
  - T1/CEPT lines
  - T3/E3
  - Pulse code modulation (PCM) highway interface
  - ISDN primary rate
  - Freescale interchip digital link (IDL)
  - General circuit interface (GCI)
- User-defined interfaces
- Eight independent baud rate generators (BRGs)
- Four general-purpose 16-bit timers or two 32-bit timers
- General-purpose parallel ports—16 parallel I/O lines with interrupt capability
- Supports inverse muxing of ATM cells (IMA)

- 256 Kbyte L2 cache/SRAM
  - Can be configured as follows
    - Full cache mode (256-Kbyte cache).
    - Full memory-mapped SRAM mode (256-Kbyte SRAM mapped as a single 256-Kbyte block or two 128-Kbyte blocks)
    - Half SRAM and half cache mode (128-Kbyte cache and 128-Kbyte memory-mapped SRAM)
  - Full ECC support on 64-bit boundary in both cache and SRAM modes
  - Cache mode supports instruction caching, data caching, or both
  - External masters can force data to be allocated into the cache through programmed memory ranges or special transaction types (stashing)
  - Eight-way set-associative cache organization (1024 sets of 32-byte cache lines)
  - Supports locking the entire cache or selected lines. Individual line locks are set and cleared through Book E instructions or by externally mastered transactions
  - Global locking and flash clearing done through writes to L2 configuration registers
  - Instruction and data locks can be flash cleared separately
  - Read and write buffering for internal bus accesses
  - SRAM features include the following:
    - I/O devices access SRAM regions by marking transactions as snoopable (global)
    - Regions can reside at any aligned location in the memory map
    - Byte accessible ECC is protected using read-modify-write transactions accesses for smaller than cache-line accesses.
- Address translation and mapping unit (ATMU)
  - Eight local access windows define mapping within local 32-bit address space
  - Inbound and outbound ATMUs map to larger external address spaces
    - Three inbound windows plus a configuration window on PCI/PCI-X
    - Four inbound windows plus a default and configuration window on RapidIO
    - Four outbound windows plus default translation for PCI
    - Eight outbound windows plus default translation for RapidIO
- DDR memory controller
  - Programmable timing supporting DDR-1 SDRAM
  - 64-bit data interface, up to 333-MHz data rate
  - Four banks of memory supported, each up to 1 Gbyte
  - DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
  - Full ECC support
  - Page mode support (up to 16 simultaneous open pages)
  - Contiguous or discontiguous memory mapping

- Read-modify-write support for RapidIO atomic increment, decrement, set, and clear transactions
- Sleep mode support for self refresh SDRAM
- Supports auto refreshing
- On-the-fly power management using CKE signal
- Registered DIMM support
- Fast memory access via JTAG port
- 2.5-V SSTL2 compatible I/O
- RapidIO interface unit
  - 8-bit RapidIO I/O and messaging protocols
  - Source-synchronous double data rate (DDR) interfaces
  - Supports small type systems (small domain, 8-bit device ID)
  - Supports four priority levels (ordering within a level)
  - Reordering across priority levels
  - Maximum data payload of 256 bytes per packet
  - Packet pacing support at the physical layer
  - CRC protection for packets
  - Supports atomic operations increment, decrement, set, and clear
  - LVDS signaling
- RapidIO–compliant message unit
  - One inbound data message structure (inbox)
  - One outbound data message structure (outbox)
  - Supports chaining and direct modes in the outbox
  - Support of up to 16 packets per message
  - Support of up to 256 bytes per packet and up to 4 Kbytes of data per message
  - Supports one inbound doorbell message structure
- Programmable interrupt controller (PIC)
  - Programming model is compliant with the OpenPIC architecture
  - Supports 16 programmable interrupt and processor task priority levels
  - Supports 12 discrete external interrupts
  - Supports 4 message interrupts with 32-bit messages
  - Supports connection of an external interrupt controller such as the 8259 programmable interrupt controller
  - Four global high resolution timers/counters that can generate interrupts
  - Supports 22 other internal interrupt sources
  - Supports fully nested interrupt delivery
  - Interrupts can be routed to external pin for external processing

#### Overview

- Interrupts can be routed to the e500 core's standard or critical interrupt inputs
- Interrupt summary registers allow fast identification of interrupt source
- I<sup>2</sup>C controller
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset via the  $I^2C$  interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
  - Data integrity checked with preamble signature and CRC
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 166 MHz
  - Eight chip selects support eight external slaves
  - Up to eight-beat burst transfers
  - The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller
  - Three protocol engines available on a per chip select basis:
    - General purpose chip select machine (GPCM)
    - Three user programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-,16-, or 32-bit)
- Two three-speed (10/100/1Gb) Ethernet controllers (TSECs)
  - Dual IEEE 802.3, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab compliant controllers
  - Support for different Ethernet physical interfaces:
    - 10/100/1Gb Mbps IEEE 802.3 GMII
    - 10/100 Mbps IEEE 802.3 MII
    - 10 Mbps IEEE 802.3 MII
    - 1000 Mbps IEEE 802.3z TBI
    - 10/100/1Gb Mbps RGMII/RTBI
  - Full- and half-duplex support
  - Buffer descriptors are backward compatible with MPC8260 and MPC860T 10/100 programming models
  - 9.6-Kbyte jumbo frame support
  - RMON statistics support
  - 2-Kbyte internal transmit and receive FIFOs

- MII management interface for control and status
- Programmable CRC generation and checking
- Ability to force allocation of header information and buffer descriptors into L2 cache.
- OCeaN switch fabric
  - Four-port crossbar packet switch
  - Reorders packets from a source based on priorities
  - Reorders packets to bypass blocked packets
  - Implements starvation avoidance algorithms
  - Supports packets with payloads of up to 256 bytes
- Integrated DMA controller
  - Four-channel controller
  - All channels accessible by both the local and remote masters
  - Extended DMA functions (advanced chaining and striding capability)
  - Support for scatter and gather transfers
  - Misaligned transfer capability
  - Interrupt on completed segment, link, list, and error
  - Supports transfers to or from any local memory or I/O port
  - Selectable hardware-enforced coherency (snoop/no-snoop)
  - Ability to start and flow control each DMA channel from external 3-pin interface
  - Ability to launch DMA from single write transaction
- PCI/PCI-X controller
  - PCI 2.2 and PCI-X 1.0 compatible
  - 64- or 32-bit PCI port supports at 16 to 66 MHz
  - 64-bit PCI-X support up to 133 MHz
  - Host and agent mode support
  - 64-bit dual address cycle (DAC) support
  - PCI-X supports multiple split transactions
  - Supports PCI-to-memory and memory-to-PCI streaming
  - Memory prefetching of PCI read accesses
  - Supports posting of processor-to-PCI and PCI-to-memory writes
  - PCI 3.3-V compatible
  - Selectable hardware-enforced coherency
- Power management
  - Fully static 1.2-V CMOS design with 3.3- and 2.5-V I/O
  - Supports power saving modes: doze, nap, and sleep
  - Employs dynamic power management, which automatically minimizes power consumption of blocks when they are idle.

#### Overview

- System performance monitor
  - Supports eight 32-bit counters that count the occurrence of selected events
  - Ability to count up to 512 counter-specific events
  - Supports 64 reference events that can be counted on any of the 8 counters
  - Supports duration and quantity threshold counting
  - Burstiness feature that permits counting of burst events with a programmable time between bursts
  - Triggering and chaining capability
  - Ability to generate an interrupt on overflow
- System access port
  - Uses JTAG interface and a TAP controller to access entire system memory map
  - Supports 32-bit accesses to configuration registers
  - Supports cache-line burst accesses to main memory
  - Supports large block (4-Kbyte) uploads and downloads
  - Supports continuous bit streaming of entire block for fast upload and download
- IEEE 1149.1-compliant, JTAG boundary scan
- 783 FC-PBGA package

## **2 Electrical Characteristics**

This section provides the electrical specifications and thermal characteristics for the MPC8560. The MPC8560 is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

## 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

### 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

Characteristic		Symbol	Max Value	Unit	Notes
Core supply voltage For devices rated at 667 and 833 MHz For devices rated at 1 GHz		V <sub>DD</sub>	-0.3 to 1.32 -0.3 to 1.43	V	
PLL supply voltage For devices rated at 667 and 833 MHz For devices rated at 1 GHz		AV <sub>DD</sub>	-0.3 to 1.32 -0.3 to 1.43	V	
DDR DRAM I/O voltage		$\text{GV}_{\text{DD}}$	-0.3 to 3.63	V	
Three-speed Ethernet I	/O voltage	LV <sub>DD</sub>	-0.3 to 3.63 -0.3 to 2.75	V	
	bus, RapidIO, 10/100 ent, DUART, system control t, I <sup>2</sup> C, and JTAG I/O voltage	OV <sub>DD</sub>	-0.3 to 3.63	V	3
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 5
	DDR DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD/2</sub> + 0.3)	V	2, 5
	Three-speed Ethernet signals	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V	4, 5
	CPM, PCI/PCI-X, Local bus, RapidIO, 10/100 Ethernet, SYSCLK, system control and power management, I <sup>2</sup> C, and JTAG signals	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	5

#### Table 1. Absolute Maximum Ratings <sup>1</sup>

Characteristic	Symbol	Max Value	Unit	Notes
Storage temperature range	T <sub>STG</sub>	–55 to 150	°C	

#### Table 1. Absolute Maximum Ratings <sup>1</sup> (continued)

Notes:

1.Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- 2. Caution:  $MV_{IN}$  must not exceed  $GV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution:  $OV_{IN}$  must not exceed  $OV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. Caution:  $LV_{IN}$  must not exceed  $LV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- $5.(M,L,O)V_{IN}$  and  $MV_{REF}$  may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.

### 2.1.2 Power Sequencing

One consequence of multiple power supplies is that when power is initially applied the voltage rails ramp up at different rates. The rates depend on the nature of the power supply, the type of load on each power supply, and the manner in which different voltages are derived. However, with the advancement in the PowerQUICC III ESD design, the order in which the various PowerQUICC III power rails ramp is open without adverse effect to the PowerQUICC III device as long as the supplies do not exceed to absolute maximum ratings.

#### NOTE

From a system standpoint, if the I/O power supplies ramp prior to the VDD core supply, the I/Os on the MPC8560 may drive a logic one or zero during power-up.

### 2.1.3 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8560. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Characteristic	Symbol	Recommended Value	Unit
Core supply voltage For devices rated at 667 and 833 MHz For devices rated at 1 GHz		1.2 V ± 60 mV 1.3 V ± 50 mV	V
PLL supply voltage For devices rated at 667 and 833 MHz For devices rated at 1 GHz		1.2 V ± 60 mV 1.3 V ± 50 mV	V
DDR DRAM I/O voltage	GV <sub>DD</sub>	2.5 V ± 125 mV	V

#### Table 2. Recommended Operating Conditions

Charac	Symbol	Recommended Value	Unit	
Three-speed Ethernet I/O voltag	LV <sub>DD</sub>	3.3 V ± 165 mV 2.5 V ± 125 mV	V	
CPM, PCI/PCI-X, local bus, Rap management, DUART, system o I <sup>2</sup> C, and JTAG I/O voltage	OV <sub>DD</sub>	3.3 V ± 165 mV	V	
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	GND to GV <sub>DD</sub>	V
	DDR DRAM reference	MV <sub>REF</sub>	GND to GV <sub>DD/2</sub>	V
	Three-speed Ethernet signals	LV <sub>IN</sub>	GND to LV <sub>DD</sub>	V
	CPM, PCI/PCI-X, local bus, RapidIO, 10/100 Ethernet, MII management, DUART, SYSCLK, system control and power management, I <sup>2</sup> C, and JTAG signals	OV <sub>IN</sub>	GND to OV <sub>DD</sub>	V
Die-junction temperature		Тj	0 to 105	°C

#### Table 2. Recommended Operating Conditions (continued)

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8560.




Figure 2. Overshoot/Undershoot Voltage for GV<sub>DD</sub>/OV<sub>DD</sub>/LV<sub>DD</sub>

The MPC8560 core voltage must always be provided at nominal 1.2 V (see Table 2 for actual recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 2. The input voltage threshold scales with respect to the associated I/O supply voltage.  $OV_{DD}$  and  $LV_{DD}$  based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses a

#### **Electrical Characteristics**

single-ended differential receiver referenced the externally supplied  $MV_{REF}$  signal (nominally set to  $GV_{DD}/2$ ) as is appropriate for the SSTL2 electrical signaling standard.

### 2.1.4 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Local bus interface utilities signals	25	OV <sub>DD</sub> = 3.3 V	1
	42 (default)		
PCI signals	25		2
	42 (default)		
DDR signal	20	GV <sub>DD</sub> = 2.5 V	
CPM PA, PB, PC, and PD signals	42	OV <sub>DD</sub> = 3.3 V	
TSEC/10/100 signals	42	LV <sub>DD</sub> = 2.5/3.3 V	
DUART, system control, I2C, JTAG	42	OV <sub>DD</sub> = 3.3 V	
RapidIO N/A (LVDS signaling)	N/A		

Table 3. Out	put Drive	Capability
--------------	-----------	------------

#### Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the PCI interface is determined by the setting of the PCI\_GNT1 signal at reset.

## **3 Power Characteristics**

The estimated power dissipation on the V<sub>DD</sub> supply for the MPC8560 is shown in Table 4.

CCB Frequency (MHz)	Core Frequency (MHz)	Typical Power <sup>3,4</sup>	Maximum Power <sup>5</sup>	Unit
200	400	5.1	7.7	W
	500	5.4	8.0	
	600	5.8	8.4	
267	533	6.0	8.7	W
	667	6.4	9.2	
	800	6.9	10.7	
333	667	6.8	9.8	W
	833	7.4	11.4	
	1000 <sup>6</sup>	11.9	16.5	

#### Table 4. MPC8560 V<sub>DD</sub> Power Dissipation <sup>1,2</sup>

#### Notes:

1. The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ .

- 2. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Any customer design must take these considerations into account to ensure the maximun 105 °C junction temperature is not exceeded on this device.
- 3. Typical Power is based on a nominal voltage of V<sub>DD</sub> = 1.2 V, a nominal process, a junction temperature of  $T_i$  = 105 °C, and a Dhrystone 2.1 benchmark application.
- 4. Thermal solutions will likely need to design to a number higher than Typical Power based on the end application,  $T_A$  target, and I/O power.
- 5. Maximum power is based on a nominal voltage of  $V_{DD}$  = 1.2 V, worst case process, a junction temperature of T<sub>i</sub> = 105 °C, and an artificial smoke test.
- 6. The nominal recommended  $V_{DD}$  is 1.3 V for this speed grade.

The estimated power dissipation on the  $AV_{DD}$  supplies for the MPC8560 PLLs is shown in Table 5.

AV <sub>DD</sub> n	Typical <sup>1</sup>	Unit
AV <sub>DD</sub> 1	0.007	W
AV <sub>DD</sub> 2	0.014	W
AV <sub>DD</sub> 3	0.004	W

 Table 5. MPC8560 AV<sub>DD</sub> Power Dissipation

#### Notes:

1.  $V_{DD}$  = 1.2 V(1.3 V for 1.0 GHz device),  $T_J$  = 105°C

#### **Power Characteristics**

Table 6 provides estimated I/O power numbers for each block: DDR, PCI, Local Bus, RapidIO, TSEC, and CPM.

Interface	Parameter	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Units	Notes
DDR I/O	CCB = 200 MHz	0.46				W	1
	CCB = 266 MHz	059					
	CCB = 300 MHz	0.66					
	CCB = 333 MHz	0.73					
PCI/PCI-X I/O	32-bit, 33 MHz		0.04			W	2
	32-bit 66 MHz		0.07				
	64-bit, 66 MHz		0.14				
	64-bit, 133 MHz		0.25				
Local Bus I/O	32-bit, 33 MHz		0.07			W	3
	32-bit, 66 MHz		0.13				
	32-bit, 133 MHz		0.24				
	32-bit, 167 MHz		0.30				
RapidIO I/O	500 MHz data rate		0.96			W	4
TSEC I/O	MII			10		mW	5, 6
	GMII, TBI (2.5 V)				40		
	GMII, TBI (3.3 V)			70			
	RGMII, RTBI				40		
CPM-FCC	MII		15			mW	7
	RMII		13				
	HDLC 16 Mbps		9				
	UTOPIA-8 SPHY		60				
	UTOPIA-8 MPHY		100				
	UTOPIA-16 SPHY		94				
	UTOPIA-16 MPHY		135				
CPM-SCC	HDLC 16 Mbps		4			mW	7

Table 6. Estimated	<b>Typical I/O Powe</b>	r Consumption
--------------------	-------------------------	---------------

#### **Power Characteristics**

Table 6. Estimated Typical	I/O Power Consum	ption (continued)
----------------------------	------------------	-------------------

Interface	Parameter	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	Units	Notes
TDMA or TDMB	Nibble mode		10			mW	7
	Per channel		5				

Notes:

1. GV<sub>DD</sub>=2.5, ECC enabled, 66% bus utilization, 33% write cycles, 10pF load on data, 10pF load on address/command, 10pF load on clock

2.  $OV_{DD}$ =3.3, 30pF load per pin, 54% bus utilization, 33% write cycles

3. OV<sub>DD</sub>=3.3, 25pF load per pin, 5pF load on clock, 40% bus utilization, 33% write cycles

4. V<sub>DD</sub>=1.2, OV<sub>DD</sub>=3.3

5. LVDD=2.5/3.3, 15pF load per pin, 25% bus utilization

6. Power dissipation for one TSEC only

7.  $\text{OV}_{\text{DD}}\text{=}3.3,\,10\text{pF}$  load per pin, 50% bus utilization

## 4 Clock Timing

## 4.1 System Clock Timing

Table 7 provides the system clock (SYSCLK) AC timing specifications for the MPC8560.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	fsysclk		_	166	MHz	1
SYSCLK cycle time	t <sub>SYSCLK</sub>	6.0	_	_	ns	
SYSCLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	1.2	ns	2
SYSCLK duty cycle	t <sub>KHKL</sub> /t <sub>SYSCLK</sub>	40	_	60	%	3
SYSCLK jitter	—	_	_	+/- 150	ps	4, 5

#### Table 7. SYSCLK AC Timing Specifications

Notes:

1.Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.

- 2. Rise and fall times for SYSCLK are measured at 0.6 V and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. For spread spectrum clocking, guidelines are +/-1% of the input frequency with a maximum of 60 kHz of modulation regardless of the input frequency.

## 4.2 TSEC Gigabit Reference Clock Timing

Table 7 provides the TSEC gigabit reference clock (EC\_GTX\_CLK125) AC timing specifications for the MPC8560.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	f <sub>G125</sub>	—	125	_	MHz	
EC_GTX_CLK125 cycle time	t <sub>G125</sub>	—	8	_	ns	
EC_GTX_CLK125 rise and fall time LV <sub>DD</sub> =2.5 LV <sub>DD</sub> =3.3	t <sub>G125R</sub> , t <sub>G125F</sub>	_	_	0.75 1	ns	2
EC_GTX_CLK125 duty cycle GMII, TBI RGMII, RTBI	<sup>t</sup> G125H <sup>/t</sup> G125	45 47	_	55 53	%	1,3

 Table 8. EC\_GTX\_CLK125 AC Timing Specifications

#### Notes:

1. Timing is guaranteed by design and characterization.

- 2. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5V and 2.0V for LV<sub>DD</sub>=2.5V, and from 0.6 and 2.7V for LV<sub>DD</sub>=3.3V.
- 3. EC\_GTX\_CLK125 is used to generate GTX clock for TSEC transmitter with 2% degradation EC\_GTX\_CLK125 duty cycle can be loosened from 47/53% as long as PHY device can tolerate the duty cycle generated by GTX\_CLK of TSEC.

## 4.3 RapidIO Transmit Clock Input Timing

Table 9 provides the RapidIO transmit clock input (RIO\_TX\_CLK\_IN) AC timing specifications for the MPC8560.

Table 9. RIO	_TX_CLI	[IN AC Timing	Specifications
--------------	---------	---------------	----------------

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
RIO_TX_CLK_IN frequency	f <sub>RCLK</sub>	125	—	_	MHz	
RIO_TX_CLK_IN cycle time	t <sub>RCLK</sub>	_	—	8	ns	
RIO_TX_CLK_IN duty cycle	t <sub>RCLKH</sub> /t <sub>RCLK</sub>	48		52	%	1

Notes:

1. Requires  $\pm 100$  ppm long term frequency stability. Timing is guaranteed by design and characterization.

## 4.4 Real Time Clock Timing

Table 10 provides the real time clock (RTC) AC timing specifications for the MPC8560.

 Table 10. RTC AC Timing Specifications

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
RTC clock high time	<sup>t</sup> RTCH	2 x t <sub>CCB_CLK</sub>	_		ns	
RTC clock low time	t <sub>RTCL</sub>	2 x t <sub>CCB_CLK</sub>	—		ns	

## **5 RESET Initialization**

This section describes the AC electrical specifications for the RESET initialization timing requirements of the MPC8560. Table 11 provides the RESET initialization AC timing specifications for the MPC8560.

Parameter/Condition	Min	Мах	Unit	Notes
Required assertion time of HRESET	100	_	μs	
Minimum assertion time for SRESET	512	—	SYSCLKs	1
PLL input setup time with stable SYSCLK before HRESET negation	100	—	μS	
Input setup time for POR configs (other than PLL config) with respect to negation of HRESET	4	—	SYSCLKs	1
Input hold time for POR configs (including PLL config) with respect to negation of HRESET	2	_	SYSCLKs	1
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET	_	5	SYSCLKs	1

Table 11. RESET Initialization Tin	ning Specifications
------------------------------------	---------------------

#### Notes:

1.SYSCLK is identical to the PCI\_CLK signal and is the primary clock input for the MPC8560. See the MPC8560 PowerQUICC III™ Integrated Communications Processor Preliminary Reference Manual for more details.

#### Table 12 provides the PLL and DLL lock times.

#### Table 12. PLL and DLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times		100	μs	
DLL lock times	7680	122,880	CCB Clocks	1, 2

Notes:

1.DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The CCB clock is determined by the SYSCLK  $\times$  platform PLL ratio.

## 6 DDR SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8560.

## 6.1 DDR SDRAM DC Electrical Characteristics

Table 13 provides the recommended operating conditions for the DDR SDRAM component(s) of the MPC8560.

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	2.375	2.625	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> - 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.18	GV <sub>DD</sub> + 0.3	V	4
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.18	V	4
Output leakage current	I <sub>OZ</sub>	-10	10	μA	5
Output high current (V <sub>OUT</sub> = 1.95 V)	I <sub>ОН</sub>	-15.2	—	mA	
Output low current (V <sub>OUT</sub> = 0.35 V)	I <sub>OL</sub>	15.2	—	mA	
MV <sub>REF</sub> input leakage current	I <sub>VREF</sub>	—	100	μA	

Table 13. DDR SDRAM DC Electrical Characteristics

#### Notes:

 $1.GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.

- $2.MV_{REF}$  is expected to be equal to  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed  $\pm 2\%$  of the DC value.
- $3.V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to  $MV_{REF}$ . This rail should track variations in the DC level of  $MV_{REF}$ .
- $4.V_{IH}$  can tolerate an overshoot of 1.2V over  $GV_{DD}$  for a pulse width of  $\leq$ 3 ns, and the pulse width cannot be greater than  $t_{MCK}$ .  $V_{IL}$  can tolerate an undershoot of 1.2V below GND for a pulse width of  $\leq$ 3 ns, and the pulse width cannot be greater than  $t_{MCK}$ .

5. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V\_{OUT}  $\leq$  GV\_{DD}

#### Table 14 provides the DDR capacitance.

Table 14. DDR SDRAM Capacitance

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS, MSYNC_IN	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C <sub>DIO</sub>	—	0.5	pF	1

#### Note:

1. This parameter is sampled.  $GV_{DD}$  = 2.5 V ± 0.125 V, f = 1 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> =  $GV_{DD}/2$ , V<sub>OUT</sub> (peak to peak) = 0.2 V.

## 6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

### 6.2.1 DDR SDRAM Input AC Timing Specifications

Table 15 provides the input AC timing specifications for the DDR SDRAM interface.

#### Table 15. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> – 0.31	V	
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31	GV <sub>DD</sub> + 0.3	V	
MDQS—MDQ/MECC input skew per byte For DDR = 333 MHz For DDR ≤ 266 MHz	t <sub>DISKEW</sub>	-750 -1125	750 1125	ps	1, 2

Note:

1.Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n +  $\{0...7\}$ ] if  $0 \le n \le 7$ ) or ECC (MECC[ $\{0...7\}$ ] if n=8).

2.For timing budget analysis, the MPC8560 consumes  $\pm$ 550 ps of the total budget.




Figure 3. DDR SDRAM Interface Input Timing

### 6.2.2 DDR SDRAM Output AC Timing Specifications

For chip selects  $\overline{\text{MCS1}}$  and  $\overline{\text{MCS2}}$ , there will always be at least 200 DDR memory clocks coming out of self-refresh after an  $\overline{\text{HRESET}}$  before a precharge occurs. This will not necessarily be the case for chip selects  $\overline{\text{MCS0}}$  and  $\overline{\text{MCS3}}$ .

### 6.2.2.1 DLL Enabled Mode

Table 16 and Table 17 provide the output AC timing specifications and measurement conditions for the DDR SDRAM interface with the DDR DLL enabled.

#### Table 16. DDR SDRAM Output AC Timing Specifications–DLL Mode

At recommended operating conditions with  $GV_{DD}$  of 2.5 V ± 5%.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)	t <sub>MCK</sub>	6	10	ns	2
On chip Clock Skew	t <sub>MCKSKEW</sub>	_	150	ps	3, 8
MCK[n] duty cycle	t <sub>MCKH</sub> /t <sub>MCK</sub>	45	55	%	8
ADDR/CMD output valid	t <sub>DDKHOV</sub>	—	3	ns	4, 9
ADDR/CMD output invalid	t <sub>DDKHOX</sub>	1	_	ns	4, 9
Write CMD to first MDQS capture edge	t <sub>DDSHMH</sub>	t <sub>MCK</sub> + 1.5	t <sub>MCK</sub> + 4.0	ns	5
MDQ/MECC/MDM output setup with respect to MDQS 333 MHz 266 MHz 200 MHz	<sup>t</sup> ddkhds, <sup>t</sup> ddklds	900 1100 1200	_	ps	6, 9
MDQ/MECC/MDM output hold with respect to MDQS 333 MHz 266 MHz 200 MHz	<sup>t</sup> ddkhdx, <sup>t</sup> ddkldx	900 1100 1200	_	ps	6, 9
MDQS preamble start	t <sub>DDSHMP</sub>	$0.75  imes t_{MCK} + 1.5$	$0.75  imes t_{MCK} + 4.0$	ns	7, 8
MDQS epilogue end	t <sub>DDSHME</sub>	1.5	4.0	ns	7, 8

#### Notes:

- 1.The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (OX or DX). For example, t<sub>DDKHOV</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (O) are valid (V) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.</sub></sub>
- 2.All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3.Maximum possible clock skew between a clock MCK[n] and its relative inverse clock MCK[n], or between a clock MCK[n] and a relative clock MCK[m] or MSYNC\_OUT. Skew measured between complementary signals at GV<sub>DD</sub>/2.

4.ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK and MDQ/MECC/MDM/MDQS.

- 5.Note that t<sub>DDSHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDSHMH</sub> describes the DDR timing (DD) from the rising edge of the MSYNC\_IN clock (SH) until the MDQS signal is valid (MH). t<sub>DDSHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. These controls allow the relationship between the synchronous clock control timing and the source-synchronous DQS domain to be modified by the user. For best turnaround times, these may need to be set to delay t<sub>DDSHMH</sub> an additional 0.25t<sub>MCK</sub>. This will also affect t<sub>DDSHMP</sub> and t<sub>DDSHME</sub> accordingly. See the *MPC8560 PowerQUICC III Integrated Communications Processor Preliminary Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
- 6.Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the MPC8560.
- 7.All outputs are referenced to the rising edge of MSYNC\_IN (S) at the pins of the MPC8560. Note that t<sub>DDSHMP</sub> follows the symbol conventions described in note 1. For example, t<sub>DDSHMP</sub> describes the DDR timing (DD) from the rising edge of the MSYNC\_IN clock (SH) for the duration of the MDQS signal precharge period (MP).

<sup>8.</sup>Guaranteed by design.

<sup>9.</sup>Guaranteed by characterization.

#### DDR SDRAM

Figure 4 provides the AC test load for the DDR bus.




Figure 4. DDR AC Test Load

#### **Table 17. DDR SDRAM Measurement Conditions**

Symbol	DDR	Unit	Notes
V <sub>TH</sub>	MV <sub>REF</sub> ± 0.31 V	V	1
V <sub>OUT</sub>	$0.5  imes GV_{DD}$	V	2

#### Notes:

1.Data input threshold measurement point.

2.Data output measurement point.

#### Figure 5 shows the DDR SDRAM output timing diagram.




Figure 5. DDR SDRAM Output Timing Diagram

### 6.2.2.2 Load Effects on Address/Command Bus

Table 18 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM.

Load	Delay	Unit
4 devices (12 pF)	3.0	ns
9 devices (27 pF)	3.6	ns
36 devices (108 pF) + 40 pF compensation capacitor	5.0	ns
36 devices (108 pF) + 80 pF compensation capacitor	5.2	ns

#### Table 18. Expected Delays for Address/Command

## 7 Ethernet: Three-Speed, MII Management

This section provides the AC and DC electrical characteristics for three-speed and MII management.

## 7.1 Three-Speed Ethernet Controller (TSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all GMII (gigabit media independent interface), MII (media independent interface), TBI (ten-bit interface), RGMII (reduced gigabit media independent interface), and RTBI (reduced ten-bit interface) signals except MDIO (management data input/output) and MDC (management data clock). The RGMII and RTBI interfaces are defined for 2.5 V, while the GMII, MII, and TBI interfaces can be operated at 3.3 or 2.5 V. Whether the GMII, MII, or TBI interface is operated at 3.3 or 2.5 V, the timing is compliant with the IEEE 802.3 standard. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for Gigabit Ethernet Physical Layer Device Specification Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 7.3, "Ethernet Management Interface Electrical Characteristics."

### 7.1.1 TSEC DC Electrical Characteristics

All GMII,MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 19 and Table 20. The potential applied to the input of a GMII,MII, TBI, RGMII, or RTBI receiver may exceed the potential of the receiver's power supply (i.e., a GMII driver powered from a 3.6 V supply driving  $V_{OH}$  into a GMII receiver powered from a 2.5 V supply). Tolerance for dissimilar GMII driver and receiver supply potentials is implicit in these specifications. The RGMII and RTBI signals are based on a 2.5 V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Parameter	Symbol	Min	Мах	Unit
Supply voltage 3.3 V	LV <sub>DD</sub>	3.13	3.47	V
Output high voltage (LV <sub>DD</sub> = Min, I <sub>OH</sub> = -4.0 mA)	V <sub>OH</sub>	2.40	LV <sub>DD</sub> + 0.3	V
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 4.0 mA)	V <sub>OL</sub>	GND	0.50	V
Input high voltage	V <sub>IH</sub>	1.70	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.90	V
Input high current $(V_{IN}^{1} = LV_{DD})$	Iн	—	40	μA
Input low current $(V_{IN}^{1} = GND)$	I <sub>IL</sub>	-600	_	μA

#### Note:

1. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

Parameters	Symbol	Min	Мах	Unit
Supply voltage 2.5 V	LV <sub>DD</sub>	2.37	2.63	V
Output high voltage (LV <sub>DD</sub> = Min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.00	LV <sub>DD</sub> + 0.3	V
Output low voltage (LV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	GND – 0.3	0.40	V
Input high voltage	V <sub>IH</sub>	1.70	LV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.70	V
Input high current $(V_{IN}^{1} = LV_{DD})$	I <sub>IH</sub>	_	10	μΑ
Input low current (V <sub>IN</sub> <sup>1</sup> = GND)	I <sub>IL</sub>	-15	—	μA

Table 20. GMII, MII, RGMII, RTBI, and TBI DC Electrical Characteristics

Note:

1.Note that the symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 1 and Table 2.

## 7.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

### 7.2.1 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

### 7.2.1.1 GMII Transmit AC Timing Specifications

Table 21 provides the GMII transmit AC timing specifications.

#### Table 21. GMII Transmit AC Timing Specifications

At recommended operating conditions with LV\_{DD} of 3.3 V  $\pm$  5%, or LV\_{DD}=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GTX_CLK clock period	t <sub>GTX</sub>	_	8.0	—	ns
GTX_CLK duty cycle	t <sub>GTXH</sub> /t <sub>GTX</sub>	40		60	%
GMII data TXD[7:0], TX_ER, TX_EN setup time	t <sub>GTKHDV</sub>	2.5		—	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t <sub>GTKHDX</sub> <sup>3</sup>	0.5		5.0	ns

#### Table 21. GMII Transmit AC Timing Specifications (continued)

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GTX_CLK data clock rise and fall time	t <sub>GTXR</sub> , t <sub>GTXF</sub> <sup>2,4</sup>			1.0	ns

Notes:

1. The symbols used for timing specifications herein follow the pattern t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>GTKHDV</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t<sub>GTKHDX</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t<sub>GTKHDX</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GTX</sub> represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by characterization.

4.Guaranteed by design.

Figure 6 shows the GMII transmit AC timing diagram.




Figure 6. GMII Transmit AC Timing Diagram

### 7.2.1.2 GMII Receive AC Timing Specifications

Table 22 provides the GMII receive AC timing specifications.

#### Table 22. GMII Receive AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period	t <sub>GRX</sub>	_	8.0	_	ns
RX_CLK duty cycle	t <sub>GRXH</sub> /t <sub>GRX</sub>	40	_	60	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>GRDVKH</sub>	2.0	_	_	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>grdxkh</sub>	0.5		_	ns

#### Table 22. GMII Receive AC Timing Specifications (continued)

At recommended operating conditions with  $LV_{DD}$  of 3.3 V ± 5%, or  $LV_{DD}$ =2.5V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock rise and fall time	t <sub>GRXR</sub> , t <sub>GRXF</sub> <sup>2,3</sup>			1.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>GRDVKH</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>RX</sub> clock reference (K) going to the high state (H) or setup time. Also, t<sub>GRDXKL</sub> symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>GRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GRX</sub> represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 7 provides the AC test load for TSEC.




Figure 7. TSEC AC Test Load

Figure 8 shows the GMII receive AC timing diagram.




Figure 8. GMII Receive AC Timing Diagram

### 7.2.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 7.2.2.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

#### Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V ± 5%, or LV<sub>DD</sub>=2.5V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub> <sup>2</sup>	_	400	_	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	_	40	_	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise and fall time	t <sub>MTXR</sub> , t <sub>MTXF</sub> <sup>2,3</sup>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Figure 9 shows the MII transmit AC timing diagram.




Figure 9. MII Transmit AC Timing Diagram

### 7.2.2.2 MII Receive AC Timing Specifications

Table 24 provides the MII receive AC timing specifications.

#### Table 24. MII Receive AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period 10 Mbps	t <sub>MRX</sub> <sup>3</sup>	—	400	_	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	_	40	_	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35		65	%

#### Table 24. MII Receive AC Timing Specifications (continued)

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	_	_	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	_	_	ns
RX_CLK clock rise and fall time	$t_{MRXR}$ , $t_{MRXF}$ <sup>2,3</sup>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Figure 10 shows the MII receive AC timing diagram.




Figure 10. MII Receive AC Timing Diagram

### 7.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

### 7.2.3.1 TBI Transmit AC Timing Specifications

Table 25 provides the TBI transmit AC timing specifications.

#### Table 25. TBI Transmit AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GTX_CLK clock period	t <sub>TTX</sub>	_	8.0	—	ns
GTX_CLK duty cycle	t <sub>TTXH</sub> /t <sub>TTX</sub>	40	—	60	%
TCG[9:0] setup time GTX_CLK going high	t <sub>TTKHDV</sub>	2.0	—	—	ns
TCG[9:0] hold time from GTX_CLK going high	t <sub>TTKHDX</sub>	1.0	—	—	ns
GTX_CLK clock rise and fall time	t <sub>TTXR</sub> , t <sub>TTXF</sub> <sup>2,3</sup>	_	_	1.0	ns

#### Notes:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state</sub>

)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>TTKHDV</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>TTX</sub> represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3. Guaranteed by design.

Figure 11 shows the TBI transmit AC timing diagram.




Figure 11. TBI Transmit AC Timing Diagram

### 7.2.3.2 TBI Receive AC Timing Specifications

Table 26 provides the TBI receive AC timing specifications.

#### Table 26. TBI Receive AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%, or LV<sub>DD</sub>=2.5V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
RX_CLK clock period	t <sub>TRX</sub>		16.0		ns
RX_CLK skew	t <sub>SKTRX</sub>	7.5	_	8.5	ns
RX_CLK duty cycle	t <sub>TRXH</sub> /t <sub>TRX</sub>	40	—	60	%
RCG[9:0] setup time to rising RX_CLK	t <sub>trdvkh</sub>	2.5	—	_	ns
RCG[9:0] hold time to rising RX_CLK	t <sub>trdxkh</sub>	1.5	—	_	ns
RX_CLK clock rise time and fall time	t <sub>TRXR</sub> , t <sub>TRXF</sub> <sup>2,3</sup>	0.7	—	2.4	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>TRDVKH</sub> symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>TRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>TRDXKH</sub> symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>TRX</sub> clock reference (K) going to the high (D) went invalid (X) relative to the t<sub>TRX</sub> clock reference (K) going to the high (D) went invalid (X) relative to the t<sub>TRX</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>TRX</sub> represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).

2.Signal timings are measured at 0.7 V and 1.9 V voltage levels.

3.Guaranteed by design.

Figure 12 shows the TBI receive AC timing diagram.




Figure 12. TBI Receive AC Timing Diagram

## 7.2.4 RGMII and RTBI AC Timing Specifications

Table 27 presents the RGMII and RTBI AC timing specifications.

#### Table 27. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  of 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	t <sub>SKRGT</sub> 5	-500	0	500	ps
Data to clock input skew (at receiver) <sup>2</sup>	t <sub>SKRGT</sub>	1.0	—	2.8	ns
Clock period <sup>3</sup>	t <sub>RGT</sub> <sup>6</sup>	7.2	8.0	8.8	ns
Duty cycle for 1000Base-T <sup>4</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub> <sup>6</sup>	45	50	55	%
Duty cycle for 10BASE-T and 100BASE-TX <sup>3</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub> <sup>6</sup>	40	50	60	%
Rise and fall time	t <sub>RGTR</sub> , t <sub>RGTF</sub> <sup>6,7</sup>	_	—	0.75	ns

Notes:

1.Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

2. The RGMII specification requires that PC board designer add 1.5 ns or greater in trace delay to the RX\_CLK in order to meet this specification. However, as stated above, this device will function with only 1.0 ns of delay.

3.For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.

4.Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.

5. Guaranteed by characterization.

6.Guaranteed by design.

7.Signal timings are measured at 0.5 V and 2.0 V voltage levels.




Figure 13 shows the RGMII and RTBI AC timing and multiplexing diagrams.

Figure 13. RGMII and RTBI AC Timing and Multiplexing Diagrams

## 7.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in Section 7.1, "Three-Speed Ethernet Controller (TSEC) (10/100/1Gb Mbps)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics."

### 7.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 28.

Parameter	Symbol	Min	Мах	Unit
Supply voltage (3.3 V)	OV <sub>DD</sub>	3.13	3.47	V
Output high voltage (OV <sub>DD</sub> = Min, I <sub>OH</sub> = -1.0 mA)	V <sub>OH</sub>	2.10	OV <sub>DD</sub> + 0.3	V
Output low voltage (OV <sub>DD</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	GND	0.50	V
Input high voltage	V <sub>IH</sub>	1.70	_	V
Input low voltage	V <sub>IL</sub>	—	0.90	V
Input high current ( $OV_{DD} = Max, V_{IN}^{1} = 2.1 V$ )	IIH	—	40	μA
Input low current (OV <sub>DD</sub> = Max, V <sub>IN</sub> = 0.5 V)	I <sub>IL</sub>	-600	_	μA

Table 28. MII Management DC Electrical Characteristics

#### Note:

1.Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

### 7.3.2 MII Management AC Electrical Specifications

Table 29 provides the MII management AC timing specifications.

#### Table 29. MII Management AC Timing Specifications

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  is 3.3 V  $\pm$  5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
MDC frequency	f <sub>MDC</sub>	0.893	—	10.4	MHz	2, 4
MDC period	t <sub>MDC</sub>	96	_	1120	ns	
MDC clock pulse width high	t <sub>MDCH</sub>	32	_	_	ns	
MDC to MDIO valid	t <sub>MDKHDV</sub>			2*[1/(f <sub>ccb_clk</sub> /8)]	ns	3
MDC to MDIO delay	t <sub>MDKHDX</sub>	10	—	2*[1/(f <sub>ccb_clk</sub> /8)]	ns	3
MDIO to MDC setup time	t <sub>MDDVKH</sub>	5	—	—	ns	

#### Table 29. MII Management AC Timing Specifications (continued)

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0	—	—	ns	
MDC rise time	t <sub>MDCR</sub>	—	—	10	ns	4
MDC fall time	t <sub>MDHF</sub>	—	—	10	ns	4

At recommended operating conditions with  $OV_{DD}$  is 3.3 V ± 5%.

Notes:

1.The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a CCB clock of 333 MHz, the maximum frequency is 10.4 MHz and the minimum frequency is 1.5 MHz).

3. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the delay is 60 ns and for a CCB clock of 333 MHz, the delay is 48 ns).

4. Guaranteed by design.

Figure 14 shows the MII management AC timing diagram.




Figure 14. MII Management Interface Timing Diagram

Local Bus

## 8 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8560.

## 8.1 Local Bus DC Electrical Characteristics

Table 30 provides the DC electrical characteristics for the local bus interface.

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = V_{DD})$	I <sub>IN</sub>	—	±5	μA
High-level output voltage (OV <sub>DD</sub> = min, I <sub>OH</sub> = −2 mA)	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2		V
Low-level output voltage (OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)	V <sub>OL</sub>	—	0.2	V

Table 30. Local Bus DC Electrical Characteristics

Note:

1.Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

## 8.2 Local Bus AC Electrical Specifications

Table 31 describes the general timing parameters of the local bus interface of the MPC8560 with the DLL enabled.

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time		t <sub>LBK</sub>	6.0	—	ns	2
LCLK[n] skew to LCLK[m] or LSYNC_OUT		t <sub>LBKSKEW</sub>	—	150	ps	3, 9
Input setup to local bus clock (except LUPWAIT)		t <sub>LBIVKH1</sub>	1.8	—	ns	4, 5, 8
LUPWAIT input setup to local bus clock		t <sub>LBIVKH2</sub>	1.7	—	ns	4, 5
Input hold from local bus clock (except LUPWAIT)		t <sub>LBIXKH1</sub>	0.5	—	ns	4, 5, 8
LUPWAIT input hold from local bus clock		t <sub>LBIXKH2</sub>	1.0	—	ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)		t <sub>lbotot</sub>	1.5	_	ns	6

 Table 31. Local Bus General Timing Parameters - DLL Enabled

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output valid	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV1</sub>		2.0	ns	4, 8
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			3.5		
Local bus clock to data valid for	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV2</sub>	_	2.2	ns	4, 8
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			3.7		
Local bus clock to address valid for	TSEC2_TXD[6:5] = 00	t <sub>LBKHOV3</sub>		2.3	ns	4, 8
LAD	TSEC2_TXD[6:5] = 11 (default)			3.8		
Local bus clock to LALE assertion		t <sub>LBKHOV4</sub>		2.3	ns	4, 8
Output hold from local bus clock	TSEC2_TXD[6:5] = 00	t <sub>LBKHOX1</sub>	0.7	—	ns	4, 8
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)		1.6			
Output hold from local bus clock for	TSEC2_TXD[6:5] = 00	t <sub>LBKHOX2</sub>	0.7	—	ns	4, 8
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)		1.6			
Local bus clock to output high	TSEC2_TXD[6:5] = 00	t <sub>LBKHOZ1</sub>		2.5	ns	7, 9
Impedance (except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			3.8		
Local bus clock to output high	TSEC2_TXD[6:5] = 00	t <sub>LBKHOZ2</sub>		2.5	ns	7, 9
impedance for LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			3.8		

Table 31. Local Bus General Timing Parameters - DLL Enabled (continued)

Notes:

1.The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.

2.All timings are in reference to LSYNC\_IN for DLL enabled mode.

- 3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.
- 4.All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN for DLL enabled to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.

5.Input timings are measured at the pin.

- 6. The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].
- 7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

8. Guaranteed by characterization.

9. Guaranteed by design.

Table 32 describes the general timing parameters of the local bus interface of the MPC8560 with the DLL bypassed.

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time		t <sub>LBK</sub>	6.0	—	ns	2
Internal launch/capture clock to LCLK delay		t <sub>lbkhkt</sub>	2.3	3.9	ns	8
LCLK[n] skew to LCLK[m] or LSYNC_OUT		t <sub>lbkskew</sub>	_	150	ps	3, 9
Input setup to local bus clock (except LUPWAIT)		t <sub>LBIVKH1</sub>	5.7	_	ns	4, 5
LUPWAIT input setup to local bus clock		t <sub>LBIVKH2</sub>	5.6		ns	4, 5
Input hold from local bus clock (except LUPWAIT)		t <sub>LBIXKH1</sub>	-1.8		ns	4, 5
LUPWAIT input hold from local bus clock		t <sub>LBIXKH2</sub>	-1.3		ns	4, 5
LALE output transition to LAD/LDP output transition (LATCH hold time)		t <sub>LBOTOT</sub>	1.5		ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV1</sub>	_	-0.3	ns	4
	TSEC2_TXD[6:5] = 11 (default)			1.2		
Local bus clock to data valid for	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV2</sub>	—	-0.1	ns	4
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			1.4		
Local bus clock to address valid for	TSEC2_TXD[6:5] = 00	t <sub>LBKLOV3</sub>		0	ns	4
LAD	TSEC2_TXD[6:5] = 11 (default)			1.5		
Local bus clock to LALE assertion		t <sub>LBKHOV4</sub>		0	ns	4
Output hold from local bus clock	TSEC2_TXD[6:5] = 00	t <sub>LBKLOX1</sub>	-3.2	—	ns	4
(except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)		-2.3			
Output hold from local bus clock for	TSEC2_TXD[6:5] = 00	t <sub>LBKLOX2</sub>	-3.2	—	ns	4
LAD/LDP	TSEC2_TXD[6:5] = 11 (default)		-2.3			
Local bus clock to output high	TSEC2_TXD[6:5] = 00	t <sub>LBKLOZ1</sub>	_	0.2	ns	7
Impedance (except LAD/LDP and LALE)	TSEC2_TXD[6:5] = 11 (default)			1.5		

Table 32. Local Bus General Timing Parameters—DLL Bypassed

Parameter	POR Configuration	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus clock to output high	TSEC2_TXD[6:5] = 00	t <sub>LBKLOZ2</sub>	_	0.2	ns	7
impedance for LAD/LDP	TSEC2_TXD[6:5] = 11 (default)			1.5		

 Table 32. Local Bus General Timing Parameters—DLL Bypassed (continued)

Notes:

1.The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the spect to the output (O) going invalid (X) or output hold time.

- 2.All timings are in reference to local bus clock for DLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which preceeds LCLK by t<sub>LBKHKT</sub>.
- 3.Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at OV<sub>DD</sub>/2.
- 4.All signals are measured from  $OV_{DD}/2$  of the rising edge of local bus clock for DLL bypass mode to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 5.Input timings are measured at the pin.
- 6.The value of t<sub>LBOTOT</sub> is defined as the sum of 1/2 or 1 ccb\_clk cycle as programmed by LBCR[AHD], and the number of local bus buffer delays used as programmed at power-on reset with configuration pins TSEC2\_TXD[6:5].
- 7.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 8. Guaranteed by characterization.
- 9. Guaranteed by design.

Figure 15 provides the AC test load for the local bus.




Figure 15. Local Bus AC Test Load

Figure 16 through Figure 21 show the local bus signals.




Figure 16. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)




Figure 17. Local Bus Signals (DLL Bypass Mode)




Figure 18. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)




Figure 19. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)




Figure 20. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Enabled)




Figure 21. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Bypass Mode)

СРМ

# 9 CPM

This section describes the DC and AC electrical specifications for the CPM of the MPC8560.

## 9.1 CPM DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the MPC8560 CPM.

Characteristic	Symbol	Min	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	2.0	3.465	V	1
Input low voltage	V <sub>IL</sub>	GND	0.8	V	1, 2
Output high voltage (I <sub>OH</sub> = -8.0 mA)	V <sub>OH</sub>	2.4	—	V	1
Output low voltage ( I <sub>OL</sub> = 8.0 mA)	V <sub>OL</sub>	—	0.5	V	1
Output high voltage (I <sub>OH</sub> = -2.0 mA)	V <sub>OH</sub>	2.4	—	V	1
Output low voltage (I <sub>OL</sub> = 3.2 mA)	V <sub>OL</sub>	_	0.4	V	1

## Table 33. CPM DC Electrical Characteristics

Note:

1. This specification applies to the following pins: PA[0-31], PB[4-31], PC[0-31], and PD[4-31].

2. V<sub>II</sub> (max) for the IIC interface is 0.8 V rather than the 1.5 V specified in the IIC standard

## 9.2 CPM AC Timing Specifications

Table 34 and Table 35 provide the CPM input and output AC timing specifications, respectively.

Table 34. CPM Input AC Timing Specifications <sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min <sup>3</sup>	Unit
FCC inputs—internal clock (NMSI) input setup time	t <sub>FIIVKH</sub>	6	ns
FCC inputs—internal clock (NMSI) hold time	t <sub>FIIXKH</sub>	0	ns
FCC inputs—external clock (NMSI) input setup time	t <sub>FEIVKH</sub>	2.5	ns
FCC inputs—external clock (NMSI) hold time	t <sub>FEIXKH</sub> b	2	ns
SCC/SPI inputs—internal clock (NMSI) input setup time	t <sub>NIIVKH</sub>	6	ns
SCC/SPI inputs—internal clock (NMSI) input hold time	t <sub>NIIXKH</sub>	0	ns
SCC/SPI inputs—external clock (NMSI) input setup time	t <sub>NEIVKH</sub>	4	ns
SCC/SPI inputs—external clock (NMSI) input hold time	t <sub>NEIXKH</sub>	2	ns
TDM inputs/SI—input setup time	t <sub>TDIVKH</sub>	4	ns
TDM inputs/SI—hold time	t <sub>TDIXKH</sub>	3	ns

## Table 34. CPM Input AC Timing Specifications <sup>1</sup> (continued)

Characteristic	Symbol <sup>2</sup>	Min <sup>3</sup>	Unit
COL/CRS width high (FCC)	t <sub>FCCH</sub>	1.5	CLK

Notes:

- 1.Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of Serial Clock. Timings are measured at the pin.
- 2.The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>FIIVKH</sub> symbolizes the FCC inputs internal timing (FI) with respect to the time the input signals (I) reaching the valid state (V) relative to the reference clock t<sub>FCC</sub> (K) going to the high (H) state or setup time. And t<sub>TDIXKH</sub> symbolizes the TDM timing (TD) with respect to the time the input signals (I) reach the invalid state (X) relative to the reference clock t<sub>FCC</sub> (K) going to the high (H) state or hold time.
- 3.PIO and TIMER inputs and outputs are asynchronous to SYSCLK or any other externally visible clock. PIO/TIMER inputs are internally synchronized to the CPM internal clock. PIO/TIMER outputs should be treated as asynchronous.

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
FCC outputs—internal clock (NMSI) delay	t <sub>FIKHOX</sub>	1	5.5	ns
FCC outputs—external clock (NMSI) delay	t <sub>FEKHOX</sub>	2	8	ns
SCC/SPI outputs-internal clock (NMSI) delay	t <sub>NIKHOX</sub>	0.5	10	ns
SCC outputs—external clock (NMSI) delay	t <sub>NEKHOX</sub>	2	8	ns
SPI output—external clock (NMSI) delay	t <sub>SEKHOX</sub>	2	11	ns
TDM outputs/SI delay	t <sub>TDKHOX</sub>	2.5	11	ns

Table 35. CPM Output AC Timing Specifications <sup>1</sup>

#### Notes:

- 1.Output specifications are measured from the 50% level of the rising edge of Serial Clock to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>FIKHOX</sub> symbolizes the FCC inputs internal timing (FI) for the time t<sub>FCC</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 22 provides the AC test load for the CPM.




Figure 22. CPM AC Test Load

Figure 23 through Figure 28 represent the AC timing from Table 34 and Table 35. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

#### СРМ

Figure 23 shows the FCC internal clock.




Figure 23. FCC Internal AC Timing Clock Diagram

Figure 24 shows the FCC external clock.






Figure 25 shows Ethernet collision timing on FCCs.





Figure 25. Ethernet Collision AC Timing Diagram (FCC)


Figure 26 shows the SCC/SPI external clock.



Note: The clock edge is selectable on SCC and SPI.

### Figure 26. SCC/SPI AC Timing External Clock Diagram






Note: The clock edge is selectable on SCC and SPI.

### Figure 27. SCC/SPI AC Timing Internal Clock Diagram

Figure 28 shows TDM input and output signals.



Note: There are 4 possible TDM timing conditions:

- 1. Input sampled on the rising edge and output driven on the rising edge (shown).
- 2. Input sampled on the rising edge and output driven on the falling edge.
- 3. Input sampled on the falling edge and output driven on the falling edge.
- 4. Input sampled on the falling edge and output driven on the rising edge.

### Figure 28. TDM Signal AC Timing Diagram

## Table 36 shows CPM I<sup>2</sup>C AC Timing.

Table 36. CPM I<sup>2</sup>C AC Timing

Characteristic	Symbol	Min	Max	Unit	
SCL clock frequency (slave)	f <sub>SCL</sub>	0	F <sub>MAX</sub> <sup>1</sup>	Hz	
SCL clock frequency (master)	f <sub>SCL</sub>	BRGCLK/16512	BRGCLK/48	Hz	
Bus free time between transmissions	t <sub>SDHDL</sub>	1/(2.2 * f <sub>SCL</sub> )	-	S	
Low period of SCL	t <sub>SCLCH</sub>	1/(2.2 * f <sub>SCL</sub> )	-	S	
High period of SCL	t <sub>SCHCL</sub>	1/(2.2 * f <sub>SCL</sub> )	-	s	
Start condition setup time <sup>2</sup>	t <sub>SCHDL</sub>	2/(divider * f <sub>SCL</sub> )	-	s	
Start condition hold time <sup>2</sup>	t <sub>SDLCL</sub>	3/(divider * f <sub>SCL</sub> )	-	s	
Data hold time <sup>2</sup>	t <sub>SCLDX</sub>	2/(divider * f <sub>SCL</sub> )	-	s	
Data setup time <sup>2</sup>	t <sub>SDVCH</sub>	3/(divider * f <sub>SCL</sub> )	-	S	
SDA/SCL rise time	t <sub>SRISE</sub>	-	1/(10 * f <sub>SCL</sub> )	S	
SDA/SCL fall time	t <sub>SFALL</sub>	-	1/(33 * f <sub>SCL</sub> )	S	
Stop condition setup time	t <sub>SCHDH</sub>	2/(divider * f <sub>SCL</sub> )	-	S	

Notes:

1.F<sub>MAX</sub> = BRGCLK/(min\_divider\*prescaler). Where prescaler=25-I2MODE[PDIV]; and min\_divider=12 if digital filter disabled and 18 if enabled.

Example #1: if I2MODE[PDIV]=11 (prescaler=4) and I2MODE[FLT]=0 (digital filter disabled) then FMAX=BRGCLK/48

Example #2: if I2MODE[PDIV]=00 (prescaler=32) and I2MODE[FLT]=1 (digital filter enabled) then FMAX=BRGCLK/576

 $2.divider = f_{SCL}/prescaler$ .

In master mode: divider=BRGCLK/(f<sub>SCL</sub>\*prescaler)=2\*(I2BRG[DIV]+3) In slave mode: divider=BRGCLK/(f<sub>SCL</sub>\*prescaler)

Figure 29 is a diagram of CPM I<sup>2</sup>C Bus Timing.




Figure 29. CPM I<sup>2</sup>C Bus Timing Diagram

Table 37 and Table 38 are examples of  $I^2C$  AC parameters at  $I^2C$  clock value of 100 kHz and 400 kHz respectively.

Characteristic	Symbol	Min	Max	Unit
SCL clock frequency (slave)	f <sub>SCL</sub>		100	KHz
SCL clock frequency (master)	f <sub>SCL</sub>	-	100	KHz
Bus free time between transmissions	t <sub>SDHDL</sub>	4.7	-	μs
Low period of SCL	t <sub>SCLCH</sub>	4.7	-	μs
High period of SCL	t <sub>SCHCL</sub>	4	-	μs
Start condition setup time <sup>2</sup>	t <sub>SCHDL</sub>	2	-	μs
Start condition hold time <sup>2</sup>	t <sub>SDLCL</sub>	3	-	μs
Data hold time <sup>2</sup>	t <sub>SCLDX</sub>	2	-	μs
Data setup time <sup>2</sup>	t <sub>SDVCH</sub>	3	-	μs
SDA/SCL rise time	t <sub>SRISE</sub>	-	1	μs
SDA/SCL fall time	t <sub>SFALL</sub>	-	303	ns
Stop condition setup time	t <sub>SCHDH</sub>	2	-	μs

## Table 37. CPM I<sup>2</sup>C AC Timing ( $f_{SCL} = 100 \text{ kHz}$ )

## Table 38. CPM I<sup>2</sup>C AC Timing ( $f_{SCL}$ = 400 kHz)

Characteristic	Symbol	Min	Мах	Unit
SCL clock frequency (slave)	f <sub>SCL</sub>		400	KHz
SCL clock frequency (master)	f <sub>SCL</sub>	-	400	KHz
Bus free time between transmissions	t <sub>SDHDL</sub>	1.2	-	μs
Low period of SCL	t <sub>SCLCH</sub>	1.2	-	μs
High period of SCL	t <sub>SCHCL</sub>	1	-	μs
Start condition setup time <sup>2</sup>	t <sub>SCHDL</sub>	420	-	ns
Start condition hold time <sup>2</sup>	t <sub>SDLCL</sub>	630	-	ns
Data hold time <sup>2</sup>	t <sub>SCLDX</sub>	420	-	ns
Data setup time <sup>2</sup>	t <sub>SDVCH</sub>	630	-	ns
SDA/SCL rise time	t <sub>SRISE</sub>	-	250	ns
SDA/SCL fall time	t <sub>SFALL</sub>	-	75	ns
Stop condition setup time	t <sub>SCHDH</sub>	420	-	ns

# 10 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8560.

Table 39 provides the JTAG AC timing specifications as defined in Figure 31 through Figure 34.

## Table 39. JTAG AC Timing Specifications (Independent of SYSCLK)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	f <sub>JTG</sub>	0	33.3	MHz	
JTAG external clock cycle time	t <sub>JTG</sub>	30	—	ns	
JTAG external clock pulse width measured at 1.4 V $$	t <sub>JTKHKL</sub>	15	—	ns	
JTAG external clock rise and fall times	t <sub>JTGR</sub> & t <sub>JTGF</sub>	0	2	ns	6
TRST assert time	t <sub>TRST</sub>	25		ns	3
Input setup times: Boundary-scan data TMS, TDI	t <sub>JTDVKH</sub> t <sub>JTIVKH</sub>	4 0		ns	4
Input hold times: Boundary-scan data TMS, TDI	t <sub>JTDXKH</sub> t <sub>JTIXKH</sub>	20 25		ns	4
Valid times: Boundary-scan data TDO	t <sub>jtkldv</sub> t <sub>jtklov</sub>	4 4	20 25	ns	5
Output hold times: Boundary-scan data TDO	t <sub>jtkldx</sub> t <sub>jtklox</sub>			ns	5
JTAG external clock to output high impedance: Boundary-scan data TDO	<sup>t</sup> jtkldz <sup>t</sup> jtkloz	3 3	19 9	ns	5, 6

### Notes:

2. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example,  $t_{JTDVKH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDXKH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- 3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 4.Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.
- 5.Non-JTAG signal output timing with respect to  $\ensuremath{t_{\text{TCLK}}}$
- 6.Guaranteed by design.

### JTAG

<sup>1.</sup>All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 30). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

Figure 30 provides the AC test load for TDO and the boundary-scan outputs of the MPC8560.





Figure 30. AC Test Load for the JTAG Interface


Figure 31 provides the JTAG clock input timing diagram.





 $VM = Midpoint Voltage (OV_{DD}/2)$ 

## Figure 31. JTAG Clock Input Timing Diagram

Figure 32 provides the  $\overline{\text{TRST}}$  timing diagram.








VM = Midpoint Voltage (OV<sub>DD</sub>/2)



JTAG






Figure 34. Test Access Port Timing Diagram

# 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the  $I^2C$  interface of the MPC8560.

# 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the  $I^2C$  interface of the MPC8560.

## Table 40. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7 \times OV_{DD}$	OV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times \text{OV}_{\text{DD}}$	V	
Low level output voltage	V <sub>OL</sub>	0	$0.2 \times OV_{DD}$	V	1
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	2
Input current each I/O pin (input voltage is between 0.1 $\times$ OV_{DD} and 0.9 $\times$ OV_{DD}(max)	I	-10	10	μA	3
Capacitance for each I/O pin	CI	—	10	pF	

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.Refer to the *MPC8560 PowerQUICC III Integrated Communications Processor Preliminary Reference Manual* for information on the digital filter used.

3.I/O pins will obstruct the SDA and SCL lines if  $\mathsf{OV}_\mathsf{DD}$  is switched off.

# 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 41 provides the AC timing parameters for the  $I^2C$  interface of the MPC8560.

## Table 41. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 40).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub> <sup>6</sup>	1.3	_	μs
High period of the SCL clock	t <sub>I2CH</sub> <sup>6</sup>	0.6	_	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub> <sup>6</sup>	0.6	_	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub> 6	0.6		μS
Data setup time	t <sub>I2DVKH</sub> <sup>6</sup>	100	_	ns
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	0 <sup>_2</sup>	0.9 <sup>3</sup>	μS

## Table 41. I<sup>2</sup>C AC Electrical Specifications (continued)

All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 40).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
Set-up time for STOP condition	t <sub>I2PVKH</sub>	0.6	—	μS
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	—	μS
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	—	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$	—	V

#### Notes:

1.The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2.MPC8560 provides a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.

3. The maximum t<sub>I2DVKH</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.

 $4.C_B$  = capacitance of one bus line in pF.

6.Guaranteed by design.

Figure 35 provides the AC test load for the  $I^2C$ .




Figure 35. I<sup>2</sup>C AC Test Load

Figure 36 shows the AC timing diagram for the  $I^2C$  bus.




Figure 36. I<sup>2</sup>C Bus AC Timing Diagram

# 12 PCI/PCI-X

This section describes the DC and AC electrical specifications for the PCI/PCI-X bus of the MPC8560.

## **12.1 PCI/PCI-X DC Electrical Characteristics**

Table 42 provides the DC electrical characteristics for the PCI/PCI-X interface of the MPC8560.

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current $(V_{IN}^2 = 0 \text{ V or } V_{IN} = V_{DD})$	I <sub>IN</sub>	—	±5	μΑ
High-level output voltage $(OV_{DD} = min, I_{OH} = -100 \ \mu A)$	V <sub>OH</sub>	OV <sub>DD</sub> – 0.2	—	V
Low-level output voltage $(OV_{DD} = min, I_{OL} = 100 \ \mu A)$	V <sub>OL</sub>	—	0.2	V

Table 42. PCI/PCI-X DC Electrical Characteristics <sup>1</sup>

## Notes:

1.Ranges listed do not meet the full range of the DC specifications of the *PCI 2.2 Local Bus Specifications*. 2.Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

## **12.2 PCI/PCI-X AC Electrical Specifications**

This section describes the general AC timing parameters of the PCI/PCI-X bus of the MPC8560. Note that the SYSCLK signal is used as the PCI input clock. Table 43 provides the PCI AC timing specifications at 66 MHz.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
SYSCLK to output valid	<sup>t</sup> PCKHOV	_	6.0	ns	2
Output hold from SYSCLK	t <sub>PCKHOX</sub>	2.0		ns	2, 9
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	-	14	ns	2, 3, 10
Input setup to SYSCLK	t <sub>PCIVKH</sub>	3.0	_	ns	2, 4, 9
Input hold from SYSCLK	t <sub>PCIXKH</sub>	0	_	ns	2, 4, 9
REQ64 to HRESET <sup>9</sup> setup time	t <sub>PCRVRH</sub>	$10  imes t_{SYS}$	_	clocks	5, 6, 10
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	6, 10

Table 43. PCI AC Timing Specifications at 66 MHz

Table 43. PCI AC Timing Specifications at 66 MHz (continued)	

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	_	clocks	7, 10

Notes:

1.Note that the symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional</sub>

block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI/PCI-X timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI/PCI-X timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2.See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.

3.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

- 4.Input timings are measured at the pin.
- 5. The timing parameter t<sub>SYS</sub> indicates the minimum and maximum CLK cycle times for the various specified frequencies. The system clock period must be kept within the minimum and maximum defined ranges. For values see Section 15, "Clocking."

6. The setup and hold time is with respect to the rising edge of  $\overline{\text{HRESET}}$ .

- 7. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI 2.2 Local Bus Specifications*.
- 8. The reset assertion timing requirement for  $\overline{\text{HRESET}}$  is 100  $\mu$ s.
- 9.Guaranteed by characterization.
- 10.Guaranteed by design.

Figure 37 provides the AC test load for PCI and PCI-X.




Figure 37. PCI/PCI-X AC Test Load

Figure 38 shows the PCI/PCI-X input AC timing conditions.







Figure 39 shows the PCI/PCI-X output AC timing conditions.

#### PCI/PCI-X



## Figure 39. PCI-PCI-X Output AC Timing Measurement Condition

Table 44 provides the PCI-X AC timing specifications at 66 MHz.

Table 44. PCI-X AC Timing Spe	cifications at 66 MHz
-------------------------------	-----------------------

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	<sup>t</sup> РСКНОV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t <sub>РСКНОХ</sub>	0.7	—	ns	1, 10
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	—	7	ns	1, 4, 8, 11
Input setup time to SYSCLK	t <sub>РСІVКН</sub>	1.7	—	ns	3, 5
Input hold time from SYSCLK	t <sub>РСІХКН</sub>	0.5	—	ns	10
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	—	clocks	11
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	11
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	—	clocks	9, 11
PCI-X initialization pattern to HRESET setup time	<sup>t</sup> PCIVRH	10	—	clocks	11
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 11

Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

2.Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.

3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.

4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

5. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.

6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.

7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.

8.Device must meet this specification independent of how many outputs switch simultaneously.

9. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI-X 1.0a Specification.

10.Guaranteed by characterization.

11.Guaranteed by design.

#### PCI/PCI-X

### Table 45 provides the PCI-X AC timing specifications at 133 MHz.

Table 45. PCI-X AC 1	Timing Spe	ecifications at	133 MHz
----------------------	------------	-----------------	---------

Parameter	Symbol	Min	Max	Unit	Notes
SYSCLK to signal valid delay	<sup>t</sup> PCKHOV	_	3.8	ns	1, 2, 3, 7, 8
Output hold from SYSCLK	t <sub>PCKHOX</sub>	0.7	—	ns	1, 11
SYSCLK to output high impedance	t <sub>PCKHOZ</sub>	_	7	ns	1, 4, 8, 12
Input setup time to SYSCLK	t <sub>PCIVKH</sub>	1.4	—	ns	3, 5, 9, 11
Input hold time from SYSCLK	t <sub>PCIXKH</sub>	0.5	—	ns	11
REQ64 to HRESET setup time	t <sub>PCRVRH</sub>	10	—	clocks	12
HRESET to REQ64 hold time	t <sub>PCRHRX</sub>	0	50	ns	12
HRESET high to first FRAME assertion	t <sub>PCRHFV</sub>	10	—	clocks	10, 12
PCI-X initialization pattern to HRESET setup time	<sup>t</sup> PCIVRH	10	—	clocks	12
HRESET to PCI-X initialization pattern hold time	t <sub>PCRHIX</sub>	0	50	ns	6, 12

#### Notes:

1.See the timing measurement conditions in the PCI-X 1.0a Specification.

- 2. Minimum times are measured at the package pin (not the test point). Maximum times are measured with the test point and load circuit.
- 3.Setup time for point-to-point signals applies to REQ and GNT only. All other signals are bused.
- 4.For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 5.Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at the same time.
- 6.Maximum value is also limited by delay to the first transaction (time for HRESET high to first configuration access, t<sub>PCRHFV</sub>). The PCI-X initialization pattern control signals after the rising edge of HRESET must be negated no later than two clocks before the first FRAME and must be floated no later than one clock before FRAME is asserted.
- 7.A PCI-X device is permitted to have the minimum values shown for t<sub>PCKHOV</sub> and t<sub>CYC</sub> only in PCI-X mode. In conventional mode, the device must meet the requirements specified in PCI 2.2 for the appropriate clock frequency.
- 8.Device must meet this specification independent of how many outputs switch simultaneously.
- 9. The timing parameter t<sub>PCIVKH</sub> is a minimum of 1.4 ns rather than the minimum of 1.2 ns in the *PCI-X 1.0a Specification.*
- 10. The timing parameter t<sub>PCRHFV</sub> is a minimum of 10 clocks rather than the minimum of 5 clocks in the *PCI-X 1.0a Specification.*
- 11. Guaranteed by characterization.

12.Guaranteed by design.

## 13 RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8560.

## **13.1 RapidIO DC Electrical Characteristics**

RapidIO driver and receiver DC electrical characteristics are provided in Table 46 and Table 47, respectively.

## Table 46. RapidIO 8/16 LP-LVDS Driver DC Electrical Characteristics

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%.

Characteristic	Symbol	Min	Мах	Unit	Notes
Differential output high voltage	V <sub>OHD</sub>	247	454	mV	1, 2
Differential output low voltage	V <sub>OLD</sub>	-454	-247	mV	1, 2
Differential offset voltage	$\Delta V_{OSD}$	_	50	mV	1,3
Output high common mode voltage	V <sub>OHCM</sub>	1.125	1.375	V	1, 4
Output low common mode voltage	V <sub>OLCM</sub>	1.125	1.375	V	1, 5
Common mode offset voltage	$\Delta V_{OSCM}$	_	50	mV	1, 6
Differential termination	R <sub>TERM</sub>	90	220	w	
Short circuit current (either output)	I <sub>SS</sub>	_	24	mA	7
Bridged short circuit current	I <sub>SB</sub>	_	12	mA	8

## Notes:

1.Bridged 100- $\Omega$  load.

2.See Figure 40(a).

3.Differential offset voltage =  $|V_{OHD}+V_{OLD}|$ . See Figure 40(b).

 $4.V_{OHCM}$  = (V\_{OA} + V\_{OB})/2 when measuring V\_{OHD}

 $5.V_{OLCM} = (V_{OA} + V_{OB})/2$  when measuring  $V_{OLD}$ .

6.Common mode offset  $\Delta V_{OSCM} = |V_{OHCM} - V_{OLCM}|$ . See Figure 40(c).

7.Outputs shorted to V<sub>DD</sub> or GND.

8.Outputs shorted together.

Characteristic	Symbol	Min	Max	Unit	Notes
Voltage at either input	VI	0	2.4	V	
Differential input high voltage	V <sub>IHD</sub>	100	600	mV	1
Differential input low voltage	V <sub>ILD</sub>	-600	-100	mV	1
Common mode input range (referenced to receiver ground)	V <sub>ICM</sub>	0.050	2.350	V	2
Input differential resistance	R <sub>IN</sub>	90	110	W	


### Table 47. RapidIO 8/16 LP-LVDS Receiver DC Electrical Characteristics

Notes:

1.Over the common mode range.

2.Limited by  $V_I$ . See Figure 47.

Figure 40 shows the DC driver signal levels.





## **13.2 RapidIO AC Electrical Specifications**

This section contains the AC electrical specifications for a RapidIO 8/16 LP-LVDS device. The interface defined is a parallel differential low-power high-speed signal interface. Note that the source of the transmit clock on the RapidIO interface is dependent on the settings of the LGPL[0:1] signals at reset. Note that the default setting makes the core complex bus (CCB) clock the source of the transmit clock. See Chapter 4 of the Reference Manual for more details on reset configuration settings.

## **13.3 RapidIO Concepts and Definitions**

This section specifies signals using differential voltages. Figure 41 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and TD) or a receiver input (RD and RD). Each signal swings between A volts and B volts where A > B. Using these waveforms, the definitions are as follows:

- The transmitter output and receiver input signals TD, TD, RD, and RD each have a peak-to-peak swing of A-B volts.
- The differential output signal of the transmitter,  $V_{OD}$ , is defined as  $V_{TD} V_{\overline{TD}}$ .
- The differential input signal of the receiver,  $V_{ID}$ , is defined as  $V_{RD} V_{\overline{RD}}$ .
- The differential output signal of the transmitter or input signal of the receiver, ranges from A B volts to -(A B) volts.
- The peak differential signal of the transmitter output or receiver input, is A B volts.
- The peak-to-peak differential signal of the transmitter output or receiver input, is  $2 \times (A B)$  volts.




Figure 41. Differential Peak-to-Peak Voltage of Transmitter or Receiver

To illustrate these definitions using numerical values, consider the case where a LVDS transmitter has a common mode voltage of 1.2 V and each signal has a swing that goes between 1.4 and 1.0 V. Using these values, the peak-to-peak voltage swing of the signals TD,  $\overline{\text{TD}}$ , RD, and  $\overline{\text{RD}}$  is 400 mV. The differential signal ranges between 400 and -400 mV. The peak differential signal is 400 mV, and the peak-to-peak differential signal is 800 mV.

A timing edge is the zero-crossing of a differential signal. Each skew timing parameter on a parallel bus is synchronously measured on two signals relative to each other in the same cycle, such as data to data, data to clock, or clock to clock. A skew timing parameter may be relative to the edge of a signal or to the middle of two sequential edges.

Static skew represents the timing difference between signals that does not vary over time regardless of system activity or data pattern. Path length differences are a primary source of static skew.

Dynamic skew represents the amount of timing difference between signals that is dependent on the activity of other signals and varies over time. Crosstalk between signals is a source of dynamic skew.

Eye diagrams and compliance masks are a useful way to visualize and specify driver and receiver performance. This technique is used in several serial bus specifications. An example compliance mask is shown in Figure 42. The key difference in the application of this technique for a parallel bus is that the data is source synchronous to its bus clock while serial data is referenced to its embedded clock. Eye diagrams reveal the quality (cleanness, openness, goodness) of a driver output or receiver input. An advantage of using an eye diagram and a compliance mask is that it allows specifying the quality of a signal without requiring separate specifications for effects such as rise time, duty cycle distortion, data dependent dynamic skew, random dynamic skew, etc. This allows the individual semiconductor manufacturer maximum flexibility to trade off various performance criteria while keeping the system performance constant.

### RapidIO

In using the eye pattern and compliance mask approach, the quality of the signal is specified by the compliance mask. The mask specifies the maximum permissible magnitude of the signal and the minimum permissible eye opening. The eye diagram for the signal under test is generated according to the specification. Compliance is determined by whether the compliance mask can be positioned over the eye diagram such that the eye pattern falls entirely within the unshaded portion of the mask.

Serial specifications have clock encoded with the data, but the LP-LVDS physical layer defined by RapidIO is a source synchronous parallel port so additional specifications to include effects that are not found in serial links are required. Specifications for the effect of bit to bit timing differences caused by static skew have been added and the eye diagrams specified are measured relative to the associated clock in order to include clock to data effects. With the transmit output (or receiver input) eye diagram, the user can determine if the transmitter output (or receiver input) is compliant with an oscilloscope with the appropriate software.




Figure 42. Example Compliance Mask

- Y = minimum data valid amplitude
- Z = maximum amplitude
- 1 UI = 1 unit interval = 1/baud rate
- X1 = end of zero crossing region
- X2 = beginning of data valid window
- $DV = data valid window = 1 2 \times X2$

The waveform of the signal under test must fall within the unshaded area of the mask to be compliant. Different masks are used for the driver output and the receiver input allowing each to be separately specified.

## **13.3.1 RapidIO Driver AC Timing Specifications**

Driver AC timing specifications are provided in Table 48, Table 49, and Table 50. A driver shall comply with the specifications for each data rate/frequency for which operation of the driver is specified. Unless otherwise specified, these specifications are subject to the following conditions.

- The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor.
- The specifications apply for any combination of data patterns on the data signals.
- The output of a driver shall be connected to a 100  $\Omega$ ,  $\pm 1\%$ , differential (bridged) resistive load.
- Clock specifications apply only to clock signals.
- Data specifications apply only to data signals (FRAME, D[0:7]).

Characteristic	Symbol	Rai	nge	Unit	Notes
Characteristic		Min	Max		
Differential output high voltage	V <sub>OHD</sub>	200	540	mV	1
Differential output low voltage	V <sub>OLD</sub>	-540	-200	mV	1
Duty cycle	DC	48	52	%	2, 6
V <sub>OD</sub> rise time, 20%–80% of peak-to-peak differential signal swing	t <sub>FALL</sub>	200	_	ps	3, 6
V <sub>OD</sub> fall time, 20%–80% of peak-to-peak differential signal swing	t <sub>RISE</sub>	200	_	ps	6
Data valid	DV	1260	_	ps	
Skew of any two data outputs	t <sub>DPAIR</sub>	—	180	ps	4, 6
Skew of single data outputs to associated clock	t <sub>SKEW,PAIR</sub>	-180	180	ps	5, 6

## Table 48. RapidIO Driver AC Timing Specifications—500 Mbps Data Rate

## Notes:

1.See Figure 43.

2.Requires ±100 ppm long term frequency stability.

3.Measured at  $V_{OD} = 0$  V.

4. Measured using the RapidIO transmit mask shown in Figure 43.

5.See Figure 48.

6.Guaranteed by design.

## Table 49. RapidIO Driver AC Timing Specifications—750 Mbps Data Rate

Characteristic	Symbol -	Rai	nge	Unit	Notes
		Min	Max		
Differential output high voltage	V <sub>OHD</sub>	200	540	mV	1
Differential output low voltage	V <sub>OLD</sub>	-540	-200	mV	1
Duty cycle	DC	48	52	%	2, 6

#### RapidIO

Characteristic	Symbol -	Range		Unit	Notes
		Min	Мах	Unit	110103
V <sub>OD</sub> rise time, 20%–80% of peak-to-peak differential signal swing	t <sub>FALL</sub>	133	—	ps	3, 6
V <sub>OD</sub> fall time, 20%–80% of peak-to-peak differential signal swing	t <sub>RISE</sub>	133	—	ps	6
Data valid	DV	800	_	ps	6
Skew of any two data outputs	t <sub>DPAIR</sub>	—	133	ps	4, 6
Skew of single data outputs to associated clock	t <sub>SKEW,PAIR</sub>	-133	133	ps	5, 6

## Table 49. RapidIO Driver AC Timing Specifications—750 Mbps Data Rate

#### Notes:

1.See Figure 43.

2.Requires ±100 ppm long term frequency stability.

3.Measured at  $V_{OD} = 0$  V.

4.Measured using the RapidIO transmit mask shown in Figure 43.

#### 5.See Figure 48.

6.Guaranteed by design.

## Table 50. RapidIO Driver AC Timing Specifications—1 Gbps Data Rate

Characteristic	Symbol	Range		Unit	Notes
Characteristic		Min	Мах	Onit	Notes
Differential output high voltage	V <sub>OHD</sub>	200	540	mV	1
Differential output low voltage	V <sub>OLD</sub>	-540	-200	mV	1
Duty cycle	DC	48	52	%	2, 6
V <sub>OD</sub> rise time, 20%–80% of peak to peak differential signal swing	t <sub>FALL</sub>	100	—	ps	3, 6
V <sub>OD</sub> fall time, 20%–80% of peak to peak differential signal swing	t <sub>RISE</sub>	100	—	ps	6
Data valid	DV	575	—	ps	6
Skew of any two data outputs	t <sub>DPAIR</sub>	_	100	ps	4, 6
Skew of single data outputs to associated clock	t <sub>SKEW,PAIR</sub>	-100	100	ps	5, 6

#### Notes:

1.See Figure 43.

2.Requires ±100 ppm long term frequency stability.

3.Measured at  $V_{OD} = 0$  V.

4.Measured using the RapidIO transmit mask shown in Figure 43.

5.See Figure 48.

6.Guaranteed by design.

The compliance of driver output signals TD[0:15] and TFRAME with their minimum data valid window (DV) specification shall be determined by generating an eye pattern for each of the data signals and comparing the eye pattern of each data signal with the RapidIO transmit mask shown in Figure 43. The value of X2 used to construct the mask shall be  $(1 - DV_{min})/2$ . A signal is compliant with the data valid window specification if the transmit mask can be positioned on the signal's eye pattern such that the eye pattern falls entirely within the unshaded portion of the mask.




Figure 43. RapidIO Transmit Mask

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO transmit mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

### RapidIO

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 44. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.




Figure 44. Example Driver Output Eye Pattern

## 13.3.2 RapidIO Receiver AC Timing Specifications

The RapidIO receiver AC timing specifications are provided in Table 51. A receiver shall comply with the specifications for each data rate/frequency for which operation of the receiver is specified. Unless otherwise specified, these specifications are subject to the following conditions.

- The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor.
- The specifications apply for any combination of data patterns on the data signals.
- The specifications apply over the receiver common mode and differential input voltage ranges.
- Clock specifications apply only to clock signals.
- Data specifications apply only to data signals (FRAME, D[0:7])

## Table 51. RapidIO Receiver AC Timing Specifications—500 Mbps Data Rate

Characteristic	Symbol —	Ra	nge	Unit	Notes
		Min	Max		NOICES
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	1080		ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t <sub>DPAIR</sub>	—	380	ps	3
Allowable static skew of data inputs to associated clock	t <sub>SKEW,PAIR</sub>	-300	300	ps	4

### Notes:

1.Measured at  $V_{ID} = 0$  V.

2.Measured using the RapidIO receive mask shown in Figure 45.

3.See Figure 48.

4.See Figure 47 and Figure 48.

5.Guaranteed by design.

Table 52. RapidIO Receiver AC Timing Specifications—750 Mbps Data Rate	!
--	---

Characteristic	Ra Symbol		nge	Unit	Notes
Unaracteristic	oy moor	Min	Мах	Ont	
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	600	—	ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t <sub>DPAIR</sub>	_	400	ps	3
Allowable static skew of data inputs to associated clock	t <sub>SKEW,PAIR</sub>	-267	267	ps	4

### Notes:

1.Measured at  $V_{ID} = 0$  V.

2.Measured using the RapidIO receive mask shown in Figure 45.

3.See Figure 48.

4.See Figure 47 and Figure 48.

5.Guaranteed by design.

#### RapidIO

Characteristic	Symbol Min Ma	Rai	nge	Unit	Notes
Characteristic		Мах		110105	
Duty cycle of the clock input	DC	47	53	%	1, 5
Data valid	DV	425	—	ps	2
Allowable static skew between any two data inputs within a 8-/9-bit group	t <sub>DPAIR</sub>	_	300	ps	3
Allowable static skew of data inputs to associated clock	t <sub>SKEW,PAIR</sub>	-200	200	ps	4

### Table 53. RapidIO Receiver AC Timing Specifications—1 Gbps Data Rate

Notes:

1.Measured at  $V_{ID} = 0$  V.

2.Measured using the RapidIO receive mask shown in Figure 45.

3.See Figure 48.

4.See Figure 47 and Figure 48.

5.Guaranteed by design.

The compliance of receiver input signals RD[0:15] and RFRAME with their minimum data valid window (DV) specification shall be determined by generating an eye pattern for each of the data signals and comparing the eye pattern of each data signal with the RapidIO receive mask shown in Figure 45. The value of X2 used to construct the mask shall be  $(1 - DV_{min})/2$ . The ±100 mV minimum data valid and ±600 mV maximum input voltage values are from the DC specification. A signal is compliant with the data valid window specification if and only if the receive mask can be positioned on the signal's eye pattern such that the eye pattern falls entirely within the unshaded portion of the mask.




Figure 45. RapidIO Receive Mask

The eye pattern for a data signal is generated by making a large number of recordings of the signal and then overlaying the recordings. The number of recordings used to generate the eye shall be large enough that further increasing the number of recordings used does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not. Each data signal in the interface shall be carrying random or pseudo-random data when the recordings are made. If pseudo-random data is used, the length of the pseudo-random sequence (repeat length) shall be long

enough that increasing the length of the sequence does not cause the resulting eye pattern to change from one that complies with the RapidIO receive mask to one that does not comply with the mask. The data carried by any given data signal in the interface may not be correlated with the data carried by any other data signal in the interface. The zero-crossings of the clock associated with a data signal shall be used as the timing reference for aligning the multiple recordings of the data signal when the recordings are overlaid.

While the method used to make the recordings and overlay them to form the eye pattern is not specified, the method used shall be demonstrably equivalent to the following method. The signal under test is repeatedly recorded with a digital oscilloscope in infinite persistence mode. Each recording is triggered by a zero-crossing of the clock associated with the data signal under test. Roughly half of the recordings are triggered by positive-going clock zero-crossings and roughly half are triggered by negative-going clock zero-crossings. Each recording is at least 1.9 UI in length (to ensure that at least one complete eye is formed) and begins 0.5 UI before the trigger point (0.5 UI before the associated clock zero-crossing). Depending on the length of the individual recordings used to generate the eye pattern, one or more complete eyes will be formed. Regardless of the number of eyes, the eye whose center is immediately to the right of the trigger point is the eye used for compliance testing.

An example of an eye pattern generated using the above method with recordings 3 UI in length is shown in Figure 46. In this example, there is no skew between the signal under test and the associated clock used to trigger the recordings. If skew was present, the eye pattern would be shifted to the left or right relative to the oscilloscope trigger point.






Figure 47 shows the definitions of the data to clock static skew parameter  $t_{SKEW,PAIR}$  and the data valid window parameter DV. The data and frame bits are those that are associated with the clock. The figure applies for all zero-crossings of the clock. All of the signals are differential signals.  $V_D$  represents  $V_{OD}$  for the transmitter and  $V_{ID}$  for the receiver. The center of the eye is defined as the midpoint of the region in which the magnitude of the signal voltage is greater than or equal to the minimum DV voltage.

RapidIO




Figure 47. Data to Clock Skew

Figure 48 shows the definition of the data to data static skew parameter  $t_{DPAIR}$  and how the skew parameters are applied.




Figure 48. Static Skew Diagram

# 14 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions.

## 14.1 Package Parameters for the MPC8560 FC-PBGA


The package parameters are as provided in the following list. The package type is  $29 \text{ mm} \times 29 \text{ mm}$ , 783 flip chip plastic ball grid array (FC-PBGA).

Die size	$12.2 \text{ mm} \times 9.5 \text{ mm}$
Package outline	$29 \text{ mm} \times 29 \text{ mm}$
Interconnects	783
Pitch	1 mm
Minimum module height	3.07 mm
Maximum module height	3.75 mm
Solder Balls	62 Sn/36 Pb/2 Ag
Ball diameter (typical)	0.5 mm

## 14.2 Mechanical Dimensions of the MPC8560 FC-PBGA

Figure 49 the mechanical dimensions and bottom surface nomenclature of the MPC8560, 783 FC-PBGA package.

Package and Pin Listings





### NOTES

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is defined by the spherical crowns of the solder balls.
- 5. Capacitors may not be present on all devices.

### MPC8560 Integrated Processor Hardware Specifications, Rev. 3.4

- 6. Caution must be taken not to short capacitors or exposed metal capacitor pads on package top.
- 7. The socket lid must always be oriented to A1.

# 14.3 Pinout Listings

Table 54 provides the pin-out listing for the MPC8560, 783 FC-PBGA package.

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	PCI/PCI-X			1
PCI_AD[63:0]	AA14, AB14, AC14, AD14, AE14, AF14, AG14, AH14, V15, W15, Y15, AA15, AB15, AC15, AD15, AG15, AH15, V16, W16, AB16, AC16, AD16, AE16, AF16, V17, W17, Y17, AA17, AB17, AE17, AF17, AF18, AH6, AD7, AE7, AH7, AB8, AC8, AF8, AG8, AD9, AE9, AF9, AG9, AH9, W10, Y10, AA10, AE11, AF11, AG11, AH11, V12, W12, Y12, AB12, AD12, AE12, AG12, AH12, V13, Y13, AB13, AC13	I/O	OV <sub>DD</sub>	17
PCI_C_BE[7:0]	AG13, AH13, V14, W14, AH8, AB10, AD11, AC12	I/O	OV <sub>DD</sub>	17
PCI_PAR	AA11	I/O	OV <sub>DD</sub>	
PCI_PAR64	Y14	I/O	OV <sub>DD</sub>	
PCI_FRAME	AC10	I/O	OV <sub>DD</sub>	2
PCI_TRDY	AG10	I/O	OV <sub>DD</sub>	2
PCI_IRDY	AD10	I/O	OV <sub>DD</sub>	2
PCI_STOP	V11	I/O	OV <sub>DD</sub>	2
PCI_DEVSEL	AH10	I/O	OV <sub>DD</sub>	2
PCI_IDSEL	AA9	I	OV <sub>DD</sub>	
PCI_REQ64	AE13	I/O	OV <sub>DD</sub>	5, 10
PCI_ACK64	AD13	I/O	OV <sub>DD</sub>	2
PCI_PERR	W11	I/O	OV <sub>DD</sub>	2
PCI_SERR	Y11	I/O	OV <sub>DD</sub>	2, 4
PCI_REQ0	AF5	I/O	OV <sub>DD</sub>	
PCI_REQ[1:4]	AF3, AE4, AG4, AE5	ļ	OV <sub>DD</sub>	
PCI_GNT[0]	AE6	I/O	OV <sub>DD</sub>	
PCI_GNT[1:4]	AG5, AH5, AF6, AG6	0	OV <sub>DD</sub>	5, 9

### Table 54. MPC8560 Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	DDR SDRAM Memory Interface		•	•
MDQ[0:63]	M26, L27, L22, K24, M24, M23, K27, K26, K22, J28, F26, E27, J26, J23, H26, G26, C26, E25, C24, E23, D26, C25, A24, D23, B23, F22, J21, G21, G22, D22, H21, E21, N18, J18, D18, L17, M18, L18, C18, A18, K17, K16, C16, B16, G17, L16, A16, L15, G15, E15, C14, K13, C15, D15, E14, D14, D13, E13, D12, A11, F13, H13, A13, B12	I/O	GV <sub>DD</sub>	
MECC[0:7]	N20, M20, L19, E19, C21, A21, G19, A19	I/O	GV <sub>DD</sub>	
MDM[0:8]	L24, H28, F24, L21, E18, E16, G14, B13, M19	0	GV <sub>DD</sub>	
MDQS[0:8]	L26, J25, D25, A22, H18, F16, F14, C13, C20	I/O	GV <sub>DD</sub>	
MBA[0:1]	B18, B19	0	GV <sub>DD</sub>	
MA[0:14]	N19, B21, F21, K21, M21, C23, A23, B24, H23, G24, K19, B25, D27, J14, J13	0	GV <sub>DD</sub>	
MWE	D17	0	GV <sub>DD</sub>	
MRAS	F17	0	GV <sub>DD</sub>	
MCAS	J16	0	GV <sub>DD</sub>	
MCS[0:3]	H16, G16, J15, H15	0	GV <sub>DD</sub>	
MCKE[0:1]	E26, E28	0	GV <sub>DD</sub>	11
MCK[0:5]	J20, H25, A15, D20, F28, K14	0	GV <sub>DD</sub>	
MCK[0:5]	F20, G27, B15, E20, F27, L14	0	GV <sub>DD</sub>	
MSYNC_IN	M28	I	GV <sub>DD</sub>	
MSYNC_OUT	N28	0	GV <sub>DD</sub>	
	Local Bus Controller Interface			
LA[27]	U18	0	OV <sub>DD</sub>	5, 9
LA[28:31]	T18, T19, T20, T21	0	OV <sub>DD</sub>	7, 9
LAD[0:31]	AD26, AD27, AD28, AC26, AC27, AC28, AA22, AA23, AA26, Y21, Y22, Y26, W20, W22, W26, V19, T22, R24, R23, R22, R21, R18, P26, P25, P20, P19, P18, N22, N23, N24, N25, N26	I/O	OV <sub>DD</sub>	
LALE	V21	0	OV <sub>DD</sub>	8, 9
LBCTL	V20	0	OV <sub>DD</sub>	9
LCKE	U23	0	OV <sub>DD</sub>	
LCLK[0:2]	U27, U28, V18	0	OV <sub>DD</sub>	
LCS[0:4]	Y27, Y28, W27, W28, R27	0	OV <sub>DD</sub>	18

### MPC8560 Integrated Processor Hardware Specifications, Rev. 3.4

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS5/DMA_DREQ2	R28	I/O	OV <sub>DD</sub>	1
LCS6/DMA_DACK2	P27	0	OV <sub>DD</sub>	1
LCS7/DMA_DDONE2	P28	0	OV <sub>DD</sub>	1
LDP[0:3]	AA27, AA28, T26, P21	I/O	OV <sub>DD</sub>	
LGPL0/LSDA10	U19	0	OV <sub>DD</sub>	5, 9
LGPL1/LSDWE	U22	0	OV <sub>DD</sub>	5, 9
LGPL2/LOE/LSDRAS	V28	0	OV <sub>DD</sub>	8, 9
LGPL3/LSDCAS	V27	0	OV <sub>DD</sub>	5, 9
LGPL4/LGTA/LUPWAIT/ LPBSE	V23	I/O	OV <sub>DD</sub>	22
LGPL5	V22	0	OV <sub>DD</sub>	5, 9
LSYNC_IN	T27	I	OV <sub>DD</sub>	
LSYNC_OUT	T28	0	OV <sub>DD</sub>	
LWE[0:1]/LSDDQM[0:1]/LBS [0:1]	AB28, AB27	0	OV <sub>DD</sub>	1, 5, 9
LWE[2:3]/LSDDQM[2:3]/LBS [2:3]	T23, P24	0	OV <sub>DD</sub>	1, 5, 9
	DMA			1
DMA_DREQ[0:1]	H5, G4	I	OV <sub>DD</sub>	
DMA_DACK[0:1]	H6, G5	0	OV <sub>DD</sub>	
DMA_DDONE[0:1]	H7, G6	0	OV <sub>DD</sub>	
	Programmable Interrupt Controll	er		1
MCP	AG17	I	OV <sub>DD</sub>	
UDE	AG16	I	OV <sub>DD</sub>	
IRQ[0:7]	AA18, Y18, AB18, AG24, AA21, Y19, AA19, AG25	I	OV <sub>DD</sub>	
IRQ8	AB20	I	OV <sub>DD</sub>	9
IRQ9/DMA_DREQ3	Y20	I	OV <sub>DD</sub>	1
IRQ10/DMA_DACK3	AF26	I/O	OV <sub>DD</sub>	1
IRQ11/DMA_DDONE3	AH24	I/O	OV <sub>DD</sub>	1
IRQ_OUT	AB21	0	OV <sub>DD</sub>	2, 4
	Ethernet Management Interface	)		u.
EC_MDC	F1	0	OV <sub>DD</sub>	5, 9

MPC8560 Integrated Processor Hardware Specifications, Rev. 3.4

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
EC_MDIO	E1	I/O	OV <sub>DD</sub>	1	
	Gigabit Reference Cloc	k			
EC_GTX_CLK125	E2	I	LV <sub>DD</sub>		
	Three-Speed Ethernet Controller (Gig	abit Ethernet 1)	1		
TSEC1_TXD[7:4]	A6, F7, D7, C7	0	LV <sub>DD</sub>	5, 9	
TSEC1_TXD[3:0]	B7, A7, G8, E8	0	LV <sub>DD</sub>	9, 19	
TSEC1_TX_EN	C8	0	LV <sub>DD</sub>	11	
TSEC1_TX_ER	B8	0	LV <sub>DD</sub>		
TSEC1_TX_CLK	C6	I	LV <sub>DD</sub>		
TSEC1_GTX_CLK	B6	0	LV <sub>DD</sub>	18	
TSEC1_CRS	Сз	I	LV <sub>DD</sub>		
TSEC1_COL	G7	I	LV <sub>DD</sub>		
TSEC1_RXD[7:0]	D4, B4, D3, D5, B5, A5, F6, E6	I	LV <sub>DD</sub>		
TSEC1_RX_DV	D2	I	LV <sub>DD</sub>		
TSEC1_RX_ER	E5	I	LV <sub>DD</sub>		
TSEC1_RX_CLK	D6	I	LV <sub>DD</sub>		
	Three-Speed Ethernet Controller (Gig	abit Ethernet 2)			
TSEC2_TXD[7:2]	B10, A10, J10, K11,J11, H11	0	LV <sub>DD</sub>	5, 9	
TSEC2_TXD[1:0]	G11, E11	0	LV <sub>DD</sub>		
TSEC2_TX_EN	B11	0	LV <sub>DD</sub>	11	
TSEC2_TX_ER	D11	0	LV <sub>DD</sub>		
TSEC2_TX_CLK	D10	I	LV <sub>DD</sub>		
TSEC2_GTX_CLK	C10	0	LV <sub>DD</sub>	18	
TSEC2_CRS	D9	I	LV <sub>DD</sub>		
TSEC2_COL	F8	I	LV <sub>DD</sub>		
TSEC2_RXD[7:0]	F9, E9, C9, B9, A9, H9, G10, F10	I	LV <sub>DD</sub>		
TSEC2_RX_DV	Н8	I	LV <sub>DD</sub>		
TSEC2_RX_ER	A8	I	LV <sub>DD</sub>		
TSEC2_RX_CLK	E10	I	LV <sub>DD</sub>		

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	RapidIO Interface		-	
RIO_RCLK	Y25	I	OV <sub>DD</sub>	
RIO_RCLK	Y24	I	OV <sub>DD</sub>	
RIO_RD[0:7]	T25, U25, V25, W25, AA25, AB25, AC25, AD25	I	OV <sub>DD</sub>	
RIO_RD[0:7]	T24, U24, V24, W24, AA24, AB24, AC24, AD24	I	OV <sub>DD</sub>	
RIO_RFRAME	AE27	I	OV <sub>DD</sub>	
RIO_RFRAME	AE26	I	OV <sub>DD</sub>	
RIO_TCLK	AC20	0	OV <sub>DD</sub>	11
RIO_TCLK	AE21	0	OV <sub>DD</sub>	11
RIO_TD[0:7]	AE18, AC18, AD19, AE20, AD21, AE22, AC22, AD23	0	OV <sub>DD</sub>	
RIO_TD[0:7]	AD18, AE19, AC19, AD20, AC21, AD22, AE23, AC23	0	OV <sub>DD</sub>	
RIO_TFRAME	AE24	0	OV <sub>DD</sub>	
RIO_TFRAME	AE25	0	OV <sub>DD</sub>	
RIO_TX_CLK_IN	AF24	I	OV <sub>DD</sub>	
RIO_TX_CLK_IN	AF25	I	OV <sub>DD</sub>	
	I <sup>2</sup> C interface		1	
IIC_SDA	AH22	I/O	OV <sub>DD</sub>	4, 20
IIC_SCL	AH23	I/O	OV <sub>DD</sub>	4, 20
	System Control			
HRESET	AH16	I	OV <sub>DD</sub>	
HRESET_REQ	AG20	0	OV <sub>DD</sub>	
SRESET	AF20	I	OV <sub>DD</sub>	
CKSTP_IN	M11	I	OV <sub>DD</sub>	
CKSTP_OUT	G1	0	OV <sub>DD</sub>	2, 4
	Debug		1	
TRIG_IN	N12	I	OV <sub>DD</sub>	
TRIG_OUT/READY	G2	0	OV <sub>DD</sub>	6, 9, 19
MSRCID[0:1]	J9, G3	0	OV <sub>DD</sub>	5, 6, 9
MSRCID[2:4]	F3, F5, F2	0	OV <sub>DD</sub>	6
MDVAL	F4	0	OV <sub>DD</sub>	6

MPC8560 Integrated Processor Hardware Specifications, Rev. 3.4

Signal	Package Pin Number	Pin Type	Power Supply	Notes
	Clock			
SYSCLK	AH21	I	OV <sub>DD</sub>	
RTC	AB23	I	OV <sub>DD</sub>	
CLK_OUT	AF22	0	OV <sub>DD</sub>	11
	JTAG			
ТСК	AF21	I	OV <sub>DD</sub>	
TDI	AG21	I	OV <sub>DD</sub>	12
TDO	AF19	0	OV <sub>DD</sub>	11
TMS	AF23	I	OV <sub>DD</sub>	12
TRST	AG23	I	OV <sub>DD</sub>	12
	DFT			
LSSD_MODE	AG19	I	OV <sub>DD</sub>	21
L1_TSTCLK	AB22	I	OV <sub>DD</sub>	21
L2_TSTCLK	AG22	I	$OV_{DD}$	21
TEST_SEL	AH20	I	$OV_{DD}$	3
	Thermal Managemer	nt		
THERM0	AG2	I		14
THERM1	АНЗ	I	_	14
	Power Management	t		
ASLEEP	AG18	I/O		9, 19
	Power and Ground Sig	nals		
AV <sub>DD</sub> 1	AH19	Power for e500 PLL (1.2 V)	AV <sub>DD</sub> 1	
AV <sub>DD</sub> 2	AH18	Power for CCB PLL (1.2 V)	AV <sub>DD</sub> 2	
AV <sub>DD</sub> 3	AH17	Power for CPM PLL (1.2 V)	AV <sub>DD</sub> 3	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	A12, A17, B3, B14, B20, B26, B27, C2, C4, C11,C17, C19, C22, C27, D8, E3, E12, E24, F11, F18, F23, G9, G12, G25, H4, H12, H14, H17, H20, H22, H27, J19, J24, K5, K9, K18, K23, K28, L6, L20, L25, M4, M12, M14, M16, M22, M27, N2, N13, N15, N17, P12, P14, P16, P23, R13, R15, R17, R20, R26, T3, T8, T10, T12, T14, T16, U6, U13, U15, U16, U17, U21, V7, V10, V26, W5, W18, W23, Y8, Y16, AA6, AA13, AB4, AB11, AB19, AC6, AC9, AD3, AD8, AD17, AF2, AF4, AF10, AF13, AF15, AF27, AG3, AG7, AG26	_	_	
GV <sub>DD</sub>	A14, A20, A25, A26, A27, A28, B17, B22, B28, C12, C28, D16, D19, D21, D24, D28, E17, E22, F12, F15, F19, F25, G13, G18, G20, G23, G28, H19, H24, J12, J17, J22, J27, K15, K20, K25, L13, L23, L28, M25, N21	Power for DDR DRAM I/O Voltage (2.5 V)	GV <sub>DD</sub>	
LV <sub>DD</sub>	A4, C5, E7, H10	Reference Voltage; Three-Speed Ethernet I/O (2.5 V, 3.3 V)	LV <sub>DD</sub>	
MV <sub>REF</sub>	N27	Reference Voltage Signal; DDR	MV <sub>REF</sub>	
No Connects	AH26, AH27, AH28, AG28, AF28, AE28, AH1, AG1, AH2, B1, B2, A2, A3, AH25	—	—	16
OV <sub>DD</sub>	D1, E4, H3, K4, K10, L7, M5, N3, P22, R19, R25, T2, T7, U5, U20, U26, V8, W4, W13, W19, W21, Y7, Y23, AA5, AA12, AA16, AA20, AB7, AB9, AB26, AC5, AC11, AC17, AD4, AE1, AE8, AE10, AE15, AF7, AF12, AG27, AH4	PCI/PCI-X, RapidIO, 10/100 Ethernet, and other Standard (3.3 V)	OV <sub>DD</sub>	
RESERVED	C1, T11, U11, AF1	—	_	15
SENSEVDD	L12	Power for Core (1.2 V)	$V_{DD}$	13
SENSEVSS	K12	—	_	13
V <sub>DD</sub>	M13, M15, M17, N14, N16, P13, P15, P17, R12, R14, R16, T13, T15, T17, U12, U14	Power for Core (1.2 V)	$V_{DD}$	
	СРМ	ıI		1
PA[0:31]	H1, H2, J1, J2, J3, J4, J5, J6, J7, J8, K8, K7, K6, K3, K2, K1, L1, L2, L3, L4, L5, L8, L9, L10, L11, M10, M9, M8, M7, M6, M3, M2	Ι/Ο	OV <sub>DD</sub>	
PB[4:31]	M1, N1, N4, N5, N6, N7, N8, N9, N10, N11, P11, P10, P9, P8, P7, P6, P5, P4, P3, P2, P1, R1, R2, R3, R4, R5, R6, R7	Ι/Ο	$OV_{DD}$	

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PC[0:31]	R8, R9, R10, R11, T9, T6, T5, T4, T1, U1, U2, U3, U4, U7, U8, U9, U10, V9, V6, V5, V4, V3, V2, V1, W1, W2, W3, W6, W7, W8, W9, Y9	Ι/Ο	OV <sub>DD</sub>	
PD[4:31]	Y1, Y2, Y3, Y4, Y5, Y6, AA8, AA7, AA4, AA3, AA2, AA1, AB1, AB2, AB3, AB5, AB6, AC7, AC4, AC3, AC2, AC1, AD1, AD2, AD5, AD6, AE3, AE2	Ι/Ο	OV <sub>DD</sub>	

Notes:

1.All multiplexed signals are listed only once and do not re-occur. For example, LCS5/DMA\_REQ2 is listed only once in the Local Bus Controller Interface section, and is not mentioned in the DMA section even though the pin also functions as DMA\_REQ2.

2. Recommend a weak pull-up resistor (2–10 k $\Omega$ ) be placed on this pin to OV<sub>DD</sub>.

3. This pin must always be pulled up to OV<sub>DD</sub>.

- 4. This pin is an open drain signal.
- 5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the MPC8560 is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. If an external device connected to this pin might pull it down during reset, then a pull-up or active driver is needed if the signal is intended to be high during reset.
- 6. Treat these pins as no connects (NC) unless using debug address functionality.
- 7. The value of LA[28:31] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See Section 15.2, "Platform/System PLL Ratio."
- 8. The value of LALE and LGPL2 at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the Section 15.3, "e500 Core PLL Ratio."
- 9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin will therefore be described as an I/O for boundary scan.
- 10. This pin functionally requires a pull-up resistor, but during reset it is a configuration input that controls 32- vs. 64-bit PCI operation. Therefore, it must be actively driven low during reset by reset logic if the device is to be configured to be a 64-bit PCI device. Refer to the *PCI Specification*.
- 11. This output is actively driven during reset rather than being three-stated during reset.
- 12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 13. These pins are connected to the V<sub>DD</sub>/GND planes internally and may be used by the core power supply to improve tracking and regulation.
- 14.Internal thermally sensitive resistor.
- 15.No connections should be made to these pins.
- 16. These pins are not connected for any functional use.
- 17.PCI specifications recommend that a weak pull-up resistor (2–10 k $\Omega$ ) be placed on the higher order pins to OV<sub>DD</sub> when using 64-bit buffer mode (pins PCI\_AD[63:32] and PCI\_C\_BE[7:4]).
- 18.Note that these signals are POR configurations for Rev. 1.x and notes 5 and 9 apply to these signals in Rev. 1.x but not in later revisions.
- 19 If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a logic -1 state during reset.
- 20. Recommend a pull-up resistor (~1 K $\Omega$ ) b placed on this pin to OV<sub>DD</sub>.
- 21. These are test signals for factory use only and must be pulled up (100  $\Omega$  1 k $\Omega$ ) to OVDD for normal machine operation.
- 22. If this signal is used as both an input and an output, a weak pull-up (~10 k $\Omega$ ) is required on this pin.

MPC8560 Integrated Processor Hardware Specifications, Rev. 3.4

# **15 Clocking**

This section describes the PLL configuration of the MPC8560. Note that the platform clock is identical to the CCB clock.

# 15.1 Clock Ranges

Table 55 provides the clocking specifications for the processor core and Table 56 provides the clocking specifications for the memory bus.

	Maximum Processor Core Frequency							
Characteristic	667 MHz 833 MHz		1 GHz		Unit	Notes		
	Min	Max	Min	Max	Min	Max		
e500 core processor frequency	400	667	400	833	400	1000	MHz	1, 2, 3

**Table 55. Processor Core Clocking Specifications** 

Notes:

1.Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.

2.) The minimum e500 core frequency is based on the minimum platform frequency of 200 MHz.

3.)The 1.0 GHz core frequency is based on a 1.3 V VDD supply voltage.

Table 56.	Memory	Bus	Clocking	Specifications
	wichiory	Dus	Olocking	opeemeations

	Maximum Processor Core Frequency							
Characteristic	667 MHz		833 MHz		1 GHz		Unit	Notes
	Min	Max	Min	Max	Min	Max		
Memory bus frequency	100	166	100	166	100	166	MHz	1, 2, 3

Notes:

Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating frequencies. Refer to Section 15.2, "Platform/System PLL Ratio," and Section 15.3, "e500 Core PLL Ratio," for ratio settings.

2. The memory bus speed is half of the DDR data rate, hence, half of the platform clock frequency.

3.)The 1.0 GHz core frequency is based on a 1.3 V VDD supply voltage.

## 15.2 Platform/System PLL Ratio

The platform clock is the clock that drives the L2 cache, the DDR SDRAM data rate, and the e500 core complex bus (CCB), and is also called the CCB clock. The values are determined by the binary value on LA[28:31] at power up, as shown in Table 57.

### Clocking

There is no default for this PLL ratio; these signals must be pulled to the desired values.

Binary Value of LA[28:31] Signals	Ratio Description
0000	16:1 ratio CCB clock: SYSCLK (PCI bus)
0001	Reserved
0010	2:1 ratio CCB clock: SYSCLK (PCI bus)
0011	3:1 ratio CCB clock: SYSCLK (PCI bus)
0100	4:1 ratio CCB clock: SYSCLK (PCI bus)
0101	5:1 ratio CCB clock: SYSCLK (PCI bus)
0110	6:1 ratio CCB clock: SYSCLK (PCI bus)
0111	Reserved
1000	8:1 ratio CCB clock: SYSCLK (PCI bus)
1001	9:1 ratio CCB clock: SYSCLK (PCI bus)
1010	10:1 ratio CCB clock: SYSCLK (PCI bus)
1011	Reserved
1100	12:1 ratio CCB clock: SYSCLK (PCI bus)
1101	Reserved
1110	Reserved
1111	Reserved

### Table 57. CCB Clock Ratio

## 15.3 e500 Core PLL Ratio

Table 58 describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This ratio is determined by the binary value of LALE and LGPL2 at power up, as shown in Table 58.

### Table 58. e500 Core to CCB Ratio

Binary Value of LALE, LGPL2 Signals	Ratio Description
00	2:1 e500 core:CCB
01	5:2 e500 core:CCB
10	3:1 e500 core:CCB
11	7:2 e500 core:CCB

# **15.4 Frequency Options**

Table 59 shows the expected frequency values for the platform frequency when using a CCB to SYSCLK ratio in comparison to the memory bus speed.

CCB to SYSCLK Ratio	SYSCLK (MHz)								
	16.67	25	33.33	41.63	66.67	83	100	111	133.33
				Platform/0	CCB Freque	ency (MHz)			
2							200	222	267
3					200	250	300	333	
4					267	333			-
5				208	333		-		
6			200	250					
8		200	267	333					
9		225	300		-				
10		250	333						
12	200	300		-					
16	267								

Table 59. Frequency Options with Respect to Memory Bus Speeds

# 16 Thermal

This section describes the thermal specifications of the MPC8560.

# **16.1 Thermal Characteristics**

Table 60 provides the package thermal characteristics for the MPC8560.


Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection on four layer board (2s2p)	R <sub>0JMA</sub>	16	°C/W	1, 2
Junction-to-ambient (@100 ft/min or 0.5 m/s) on four layer board (2s2p)	R <sub>0JMA</sub>	14	°C/W	1, 2
Junction-to-ambient (@200 ft/min or 1 m/s) on four layer board (2s2p)	$R_{\thetaJMA}$	12	°C/W	1, 2
Junction-to-board thermal	$R_{\theta JB}$	7.5	°C/W	3
Junction-to-case thermal	$R_{ ext{ heta}JC}$	0.8	°C/W	4

Notes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance
- 2. Per JEDEC JESD51-6 with the board horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). Cold plate temperature is used for case temperature; measured value includes the thermal resistance of the interface layer.

## **16.2 Thermal Management Information**

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. The recommended attachment method to the heat sink is illustrated in Figure 50. The heat sink should be attached to the printed-circuit board with the spring force centered over the die. This spring force should not exceed 10 pounds force.



### Figure 50. Package Exploded Cross-Sectional View with Several Heat Sink Options

The system board designer can choose between several types of heat sinks to place on the MPC8560. There are several commercially-available heat sinks from the following vendors:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301	603-224-9988
Internet: www.aavidthermalloy.com Alpha Novatech 473 Sapena Ct. #15 Santa Clara, CA 95054 Internet: www.alphanovatech.com	408-749-7601
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	818-842-7277
Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: www.mei-millennium.com	408-436-8770
Tyco Electronics Chip Coolers <sup>™</sup> P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com	800-522-6752
Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com	603-635-5102

### MPC8560 Integrated Processor Hardware Specifications, Rev. 3.4

Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost. Several heat sinks offered by Aavid Thermalloy, Alpha Novatech, IERC, Chip Coolers, Millennium Electronics, and Wakefield Engineering offer different heat sink-to-ambient thermal resistances, that will allow the MPC8560 to function in various environments.

## 16.2.1 Recommended Thermal Model

For system thermal modeling, the MPC8560 thermal model is shown in Figure 51. Five cuboids are used to represent this device. To simplify the model, the solder balls and substrate are modeled as a single block 29x29x1.47 mm with the conductivity adjusted accordingly. For modeling, the planar dimensions of the die are rounded to the nearest mm, so the die is modeled as 10x12 mm at a thickness of 0.76 mm. The bump/underfill layer is modeled as a collapsed resistance between the die and substrate assuming a conductivity of 0.6 in-plane and 1.9 W/m•K in the thickness dimension of 0.76 mm. The lid attach adhesive is also modeled as a collapsed resistance with dimensions of 10x12x0.050 mm and the conductivity of 1 W/m•K. The nickel plated copper lid is modeled as 12x14x1 mm. Note that the die and lid are not centered on the substrate; there is a 1.5 mm offset documented in the case outline drawing in Figure 49.







Figure 51. MPC8560 Thermal Model

## **16.2.2 Internal Package Conduction Resistance**

For the packaging technology, shown in Table 60, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

Figure 52 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



(Note the internal versus external package resistance)

### Figure 52. Package with Heat Sink Mounted to a Printed-Circuit Board

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the lid, then through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.


## **16.2.3 Thermal Interface Materials**

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by spring clip mechanism, Figure 53 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, floroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. The bare joint results in a thermal resistance approximately six times greater than the thermal grease joint.

Heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure 50). Therefore, the synthetic grease offers the best thermal performance, especially at the low interface pressure.

When removing the heat sink for re-work, it is preferable to slide the heat sink off slowly until the thermal interface material loses its grip. If the support fixture around the package prevents sliding off the heat sink, the heat sink should be slowly removed. Heating the heat sink to 40-50°C with an air gun can soften the interface material and make the removal easier. The use of an adhesive for heat sink attach is not recommended.







The system board designer can choose between several types of thermal interface. There are several commercially-available thermal interfaces provided by the following vendors:

Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01888-4014 Internet: www.chomerics.com	781-935-4850
Dow-Corning Corporation Dow-Corning Electronic Materials 2200 W. Salzburg Rd. Midland, MI 48686-0997 Internet: www.dowcorning.com	800-248-2481
Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com	888-642-7674
The Bergquist Company 18930 West 78 <sup>th</sup> St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com	800-347-4572

888-246-9050

Thermagon Inc. 4707 Detroit Ave. Cleveland, OH 44102 Internet: www.thermagon.com

## **16.2.4 Heat Sink Selection Examples**

The following section provides a heat sink selection example using one of the commercially available heat sinks.

## 16.2.4.1 Case 1

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_{J} = T_{I} + T_{R} + (\theta_{JC} + \theta_{INT} + \theta_{SA}) \times P_{D}$$

where

T<sub>J</sub> is the die-junction temperature

T<sub>I</sub> is the inlet cabinet ambient temperature

 $T_R$  is the air temperature rise within the computer cabinet

 $\theta_{IC}$  is the junction-to-case thermal resistance

 $\theta_{INT}$  is the adhesive or interface material thermal resistance

 $\theta_{SA}$  is the heat sink base-to-ambient thermal resistance

 $P_D$  is the power dissipated by the device

During operation the die-junction temperatures (T<sub>J</sub>) should be maintained within the range specified in Table 2. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature (T<sub>A</sub>) may range from 30° to 40°C. The air temperature rise within a cabinet (T<sub>R</sub>) may be in the range of 5° to 10°C. The thermal resistance of some thermal interface material ( $\theta_{INT}$ ) may be about 1°C/W. Assuming a T<sub>I</sub> of 30°C, a T<sub>R</sub> of 5°C, a FC-PBGA package  $\theta_{JC} = 0.8$ , and a power consumption (P<sub>D</sub>) of 7.0 W, the following expression for T<sub>J</sub> is obtained:

Die-junction temperature:  $T_J = 30^{\circ}C + 5^{\circ}C + (0.8^{\circ}C/W + 1.0^{\circ}C/W + \theta_{SA}) \times 7.0 W$ 

The heat sink-to-ambient thermal resistance ( $\theta_{SA}$ ) versus airflow velocity for a Thermalloy heat sink #2328B is shown in Figure 54.

Assuming an air velocity of 2 m/s, we have an effective  $\theta_{SA+}$  of about 3.3°C/W, thus

 $T_{I} = 30^{\circ}C + 5^{\circ}C + (0.8^{\circ}C/W + 1.0^{\circ}C/W + 3.3^{\circ}C/W) \times 7.0 W,$ 

resulting in a die-junction temperature of approximately 71°C which is well within the maximum operating temperature of the component.






Figure 54. Thermalloy #2328B Heat Sink-to-Ambient Thermal Resistance Versus Airflow Velocity

## 16.2.4.2 Case 2

Every system application has different conditions that the thermal management solution must solve. As an alternate example, assume that the air reaching the component is 85 °C with an approach velocity of 1 m/sec. For a maximum junction temperature of 105 °C at 7 W, the total thermal resistance of junction to case thermal resistance plus thermal interface material plus heat sink thermal resistance must be less than 2.8 °C/W. The value of the junction to case thermal resistance in Table 60 includes the thermal interface resistance of a thin layer of thermal grease as documented in footnote 4 of the table. Assuming that the heat sink is flat enough to allow a thin layer of grease or phase change material, then the heat sink must be less than 2 °C/W.

Millennium Electronics (MEI) has tooled a heat sink MTHERM-1051 for this requirement assuming a compactPCI environment at 1 m/sec and a heat sink height of 12 mm. The MEI solution is illustrated in Figure 55 and Figure 56. This design has several significant advantages:

- The heat sink is clipped to a plastic frame attached to the application board with screws or plastic inserts at the corners away from the primary signal routing areas.
- The heat sink clip is designed to apply the force holding the heat sink in place directly above the die at a maximum force of less than 10 lbs.
- For applications with significant vibration requirements, silicone damping material can be applied between the heat sink and plastic frame.

The spring mounting should be designed to apply the force only directly above the die. By localizing the force, rocking of the heat sink is minimized. One suggested mounting method attaches a plastic fence to the board to provide the structure on which the heat sink spring clips. The plastic fence also provides the opportunity to minimize the holes in the printed-circuit board and to locate them at the corners of the package. Figure 55 and Figure 56 provide exploded views of the plastic fence, heat sink, and spring clip.





Figure 55. Exploded Views (1) of a Heat Sink Attachment using a Plastic Force

MPC8560 Integrated Processor Hardware Specifications, Rev. 3.4

ltem No	QTY	MEI PN	Description
1	1	MFRAME-2000	HEATSINK FRAME
2	1	MSNK-1120	EXTRUDED HEATSINK
3	1	MCLIP-1013	CLIP
4	4	MPPINS-1000	FRAME ATTACHMENT PINS



Illustrative source provided by Millennium Electronics (MEI)

### Figure 56. Exploded Views (2) of a Heat Sink Attachment using a Plastic Fence

The die junction-to-ambient and the heat sink-to-ambient thermal resistances are common figure-of-merits used for comparing the thermal performance of various microelectronic packaging technologies, one should exercise caution when only using this metric in determining thermal management because no single parameter can adequately describe three-dimensional heat flow. The final die-junction operating temperature is not only a function of the component-level thermal resistance, but the system level design and its operating conditions. In addition to the component's power consumption, a number of factors affect the final operating die-junction temperature: airflow, board population (local heat flux of adjacent components), system air temperature rise, altitude, etc.

Due to the complexity and the many variations of system-level boundary conditions for today's microelectronic equipment, the combined effects of the heat transfer mechanisms (radiation convection and conduction) may vary widely. For these reasons, we recommend using conjugate heat transfer models for the boards, as well as, system-level designs.

This section provides electrical and thermal design recommendations for successful application of the MPC8560.

# 17.1 System Clocking

The MPC8560 includes three PLLs.

- 1. The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 15.2, "Platform/System PLL Ratio."
- 2. The e500 Core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 15.3, "e500 Core PLL Ratio."
- 3. The CPM PLL is slaved to the platform clock and is used to generate clocks used internally by the CPM block. The ratio between the CPM PLL and the platform clock is fixed and not under user control.

# 17.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV<sub>DD</sub>1, AV<sub>DD</sub>2, and AV<sub>DD</sub>3, respectively). The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages will be derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide three independent filter circuits as illustrated in Figure 57, one to each of the three  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 783 FC-PBGA footprint, without the inductance of vias.

Figure 57 shows the PLL power supply filter circuit.




Figure 57. PLL Power Supply Filter Circuit

## **17.3 Decoupling Recommendations**

Due to large address and data buses, and high operating frequencies, the MPC8560 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8560 system, and the MPC8560 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pins of the MPC8560. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

## **17.4 Connection Recommendations**

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ ,  $GV_{DD}$ , or  $LV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ , and GND pins of the MPC8560.

## **17.5 Output Buffer DC Impedance**

The MPC8560 drivers are characterized over process, voltage, and temperature. There are two driver types: a push-pull single-ended driver (open drain for  $I^2C$ ) for all buses except RapidIO, and a current-steering differential driver for the RapidIO port.

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 58). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R<sub>P</sub> is trimmed until the voltage at the pad equals

 $OV_{DD}/2$ . R<sub>P</sub> then becomes the resistance of the pull-up devices. R<sub>P</sub> and R<sub>N</sub> are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .




Figure 58. Driver Impedance Measurement

The output impedance of the RapidIO port drivers targets 200- $\Omega$  differential resistance. The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is  $V_1 = R_{source} \times I_{source}$ . Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value  $R_{term}$ . The measured voltage is  $V_2 = 1/(1/R_1 + 1/R_2) \times I_{source}$ . Solving for the output impedance gives  $R_{source} = R_{term} \times (V_1/V_2 - 1)$ . The drive current is then  $I_{source} = V_1/R_{source}$ .

Table 61 summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal  $OV_{DD}$ , 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI/PCI-X	DDR DRAM	RapidIO	Symbol	Unit
R <sub>N</sub>	43 Target	25 Target	20 Target	NA	Z <sub>0</sub>	W
R <sub>P</sub>	43 Target	25 Target	20 Target	NA	Z <sub>0</sub>	W
Differential	NA	NA	NA	200 Target	Z <sub>DIFF</sub>	W

**Table 61. Impedance Characteristics** 

Note: Nominal supply voltages. See Table 1,  $T_i = 105^{\circ}C$ .

# **17.6 Configuration Pin Muxing**

The MPC8560 provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of  $4.7 \text{ k}\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Most of these sampled configuration pins are equipped with an on-chip gated resistor of approximately 20 kΩ. This value should permit the 4.7-kΩ resistor to pull the configuration pin to a valid logic low level. The pull-up resistor is enabled only during  $\overline{\text{HRESET}}$  (and for platform/system clocks after  $\overline{\text{HRESET}}$  deassertion to ensure capture of the reset value). When the input receiver is disabled the pull-up is also, thus allowing functional operation of the pin as an output with minimal signal quality or delay disruption. The default value for all configuration bits treated this way has been encoded such that a high voltage level puts the device into the default state and external resistors are needed only when non-default settings are required by the user.

Careful board layout with stubless connections to these pull-down resistors coupled with the large value of the pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

The platform PLL ratio and e500 PLL ratio configuration pins are not equipped with these default pull-up devices.

# **17.7 Pull-Up Resistor Requirements**

The MPC8560 requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including EPIC interrupt pins. I<sup>2</sup>C open drain type pins should be pulled up with ~1 k $\Omega$  resistors.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 59. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion will give unpredictable results.

TSEC1\_TXD[3:0] must not be pulled low during reset. Some PHY chips have internal pulldowns that could cause this to happen. If such PHY chips are used, then a pullup must be placed on these signals strong enough to restore these signals to a logical 1 during reset.

Three test pins also require pull-up resistors (100  $\Omega$  - 1 k $\Omega$ ). These pins are L1\_TSTCLK, L2\_TSTCLK, and LSSD\_MODE. These signals are for factory use only and must be pulled up to OVDD for normal machine operation.

Refer to the PCI 2.2 specification for all pull-ups required for PCI.

# **17.8 JTAG Configuration Signals**

Boundary scan testing is enabled through the JTAG interface signals. The  $\overline{\text{TRST}}$  signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the PowerPC architecture. The MPC8560 requires  $\overline{\text{TRST}}$  to be asserted during reset conditions to ensure the JTAG boundary logic does

not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, generally systems will assert  $\overline{\text{TRST}}$  during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to HRESET is not practical.


The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 59 allows the COP to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$ , while ensuring that the target can drive  $\overline{\text{HRESET}}$  as well. If the JTAG interface and COP header will not be used,  $\overline{\text{TRST}}$  should be tied to  $\overline{\text{HRESET}}$  so that it is asserted when the system reset signal ( $\overline{\text{HRESET}}$ ) is asserted.

The COP header shown in Figure 59 adds many benefits—breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features are possible through this interface—and can be as inexpensive as an unpopulated footprint for a header to be added when needed.

The COP interface has a standard header for connection to the target system, based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header).

There is no standardized way to number the COP header shown in Figure 59; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 59 is common to all known emulators.



#### Notes:

1. RUN/STOP, normally found on pin 5 of the COP header, is not implemented. Connect pin 5 of the COP header to  $OV_{DD}$  with a 10-k $\Omega$  pull-up resistor.

2. Key location; pin 14 is not physically present on the COP header.

### Figure 59. JTAG Interface Connection

# **18 Document Revision History**

Table 62 provides a revision history for this hardware specification.

Rev. No.	Substantive Change(s)
3.4	Updated MV <sub>REF</sub> Max Value in Table 1. Updated MV <sub>REF</sub> Max Value in Table 2. Added new revision level information to Table 63
3.3	Updated MV <sub>REF</sub> Max Value in Table 1. Removed Figure 3. In Table 4, replaced TBD with power numbers and added footnote. Updated specs and footnotes in Table 8. Corrected max number for MV <sub>REF</sub> in Table 13. Changed parameter "Clock cycle duration" to "Clock period" in Table 27. Added note 4 to t <sub>LBKHOV1</sub> and removed LALE reference from t <sub>LBKHOV3</sub> in Table 31 and Table 32. Updated LALE signal in Figure 16 and Figure 17. Modified Figure 20. Modified Figure 59.

Rev. No.	Substantive Change(s)					
3.2	Updated Table 1 and Table 2 with 1.0 GHz device parameter requirements.					
	Added Section 2.1.2, "Power Sequencing".					
	Added CPM port signal drive strength to Table 3.					
	Updated Table 4 with Maximum power data.					
	Updated Table 4 and Table 5 with 1 GHz speed grade information.					
	Updated Table 6 with corrected typical I/O power numbers.					
	Updated Table 7 Note 2 lower voltage measurement point.					
	Replaced Table 7 Note 5 with spread spectrum clocking guidelines.					
	Added to Table 8 rise and fall time information.					
	Added Section 4.4, "Real Time Clock Timing".					
	Added precharge information to Section 6.2.2, "DDR SDRAM Output AC Timing Specifications".					
	Removed $V_{IL}$ and $V_{IH}$ references from Table 21, Table 22, Table 23, and Table 24.					
	Added reference level note to Table 21, Table 22, Table 23, Table 24, Table 25, Table 26, and Table 27.					
	Updated TXD references to TCG in Section 7.2.3.1, "TBI Transmit AC Timing Specifications".					
	Updated t <sub>TTKHDX</sub> value in Table 25.					
	Updated PMA_RX_CLK references to RX_CLK in Section 7.2.3.2, "TBI Receive AC Timing Specifications".					
	Updated RXD references to RCG in Section 7.2.3.2, "TBI Receive AC Timing Specifications".					
	Updated Table 27 Note 2 .					
	Corrected Table 29 $f_{MDC}$ and $t_{MDC}$ to reflect the correct minimum operating frequency.					
	Updated Table 29 t <sub>MDKHDV</sub> and t <sub>MDKHDX</sub> values for clarification.					
	Added t <sub>LBKHKT</sub> and updated Note 2 in Table 32.					
	Corrected LGTA timing references in Figure 16.					
	Updated Figure 21, Figure 24, and Figure 27.					
	Corrected FCC output timing reference labels in Figure 23 and Figure 24.					
	Updated Figure 49.					
	Clarified Table 54 Note 5.					
	Updated Table 55 and Table 56 with 1 GHz information.					
	Added heat sink removal discussion to Section 16.2.3, "Thermal Interface Materials".					
	Corrected and added 1 GHz part number to Table 63.					
3.1	Updated Table 4 and Table 5.					
	Added Table 6.					
	Added MCK duty cycle to Table 16.					
	Updated f <sub>MDC</sub> , t <sub>MDC</sub> , t <sub>MDKHDV</sub> , and t <sub>MDKHDX</sub> parameters in Table 29.					
	Added LALE to t <sub>LBKHOV3</sub> parameter in Table 31 and Table 32, and updated Figure 16 and Figure 20.					
	Corrected active level designations of some of the pins in Table 54.					
	Updated Table 63.					
L						

Rev. No.	Substantive Change(s)
3.0	Table 1—Corrected MII management voltage reference
	Section 2.1.3—New
	Table 2—Corrected MII management voltage reference
	Table 5—Removed 'minimum' column
	Table 5—Added AV <sub>DD</sub> power table
	Table 8—New
	Table 9—New
	Table 9—New
	Table 13—Added overshoot/undershoot note.
	Figure 3—New
	Table 16—Restated t <sub>MCKSKEW1</sub> as t <sub>MCKSKEW</sub> , removed t <sub>MCKSKEW2</sub> ; added speed-specifc minimum values for 333, 266, and 200 MHz; updated t <sub>DDSHME</sub> values.
	Updated chapter to reflect that GMII, MII and TBI can be run with 2.5V signalling.
	Table 29—Added MDIO output valid timing
	Table 31—Updated t <sub>LBIVKH1</sub> , t <sub>LBIXKH1</sub> , and t <sub>LBOTOT</sub> .
	Table 32—New
	Table 20, Table 23, Table 26—Updated clock reference
	Table 34—Updated t <sub>TDIVKH</sub>
	Table 35—Updated t <sub>TDKHOX</sub>
	Added tables and figures for CPM I <sup>2</sup> C
	Table 45—Updated t <sub>PCIVKH</sub>
	Section 14.1— Changed minium height from 2.22 to 3.07 and maximum from 2.76 to 3.75
	Table 54.—Updated MII management voltage reference and added note 20.
	Section 16.2.4.1—Changed $\theta_{JC}$ from 0.3 to 0.8; changed die-junction temperature from 67° to 71° Section 17.7—Added paragraph that begins "TSEC1_TXD[3:0]"
2.1	Section 2.1.3—New
	Table 16—Added speed-specifc minimum values for 333, 266, and 200 MHz
	Table 31—Replaced all refereneces to TSEC1_TXD[6:5] to TSEC2_TXD[6:5]
	Table 31—Added t <sub>LBSKEW</sub> and note 3
	Table 31—Added comment about rev. 2.x devices to note 5
	Section 14.1— Changed minium height from 2.22 to 3.07 and maximum from 2.76 to 3.75
	Section 16.2.4.1—Changed $\theta_{JC}$ from 0.3 to 0.8; changed die-junction temperature from 67° to 71°
	Section 17.7—Added paragraph that begins "TSEC1_TXD[3:0]"

Rev. No.	Substantive Change(s)					
2.0	Section 1.1—Updated features list to coincide with latest version of the reference manual					
	Table 1 and Table 2— Addition of CPM to OV <sub>DD</sub> and OV <sub>IN</sub> ; Addition of SYSCLK to OV <sub>IN</sub>					
	Table 2—Addition of notes 1 and 2					
	Table 3—Addition of note 1					
	Table 5—New					
	Section 4—New					
	Table 13—Addition of IVREF					
	Table 15—Modified maximum values for t <sub>DISKEW</sub>					
	Table 16—Added MSYNC_OUT to t <sub>MCKSKEW2</sub>					
	Figure 4—New					
	Section 6.2.1—Removed Figure 4, "DDR SDRAM Input Timing Diagram"					
	Section 7.1—Removed refereneces to 2.5 V from first paragraph					
	Figure 7—New					
	Table 19 and Table 20—Modified "conditions" for I <sub>IH</sub> and I <sub>IL</sub>					
	Table 21—Addition of min and max for GTX_CLK125 reference clock duty cycle					
	Table 25—Addition of min and max for GTX_CLK125 reference clock duty cycle					
	Table 27—Addition of min and max for GTX_CLK125 reference clock duty cycle					
	Figure 16 and Figure 18—Changed LSYNC_IN to Internal clock at top of each figure					
	Table 34—Modified values for t <sub>FIIVKH</sub> , t <sub>NIIVKH</sub> , and t <sub>TDIVKH</sub> ; addition of t <sub>PIIVKH</sub> and t <sub>PIIXKH</sub> .					
	Table 35—Modified values for t <sub>FEKHOX</sub> , t <sub>NIKHOX</sub> , t <sub>NEKHOX</sub> , t <sub>TDKHOX</sub> ; addition of t <sub>PIKHOX</sub> .					
	Figure 22—New					
	Figure 29—New					
	Figure 35—New					
	Figure 37—New					
	Table 31—Removed row for t <sub>LBKHOX3</sub>					
	Table 44—New (AC timing of PCI-X at 66 MHz)					
	Table 54—Addition of note 19					
	Figure 59—Addition of jumper and note at top of diagram					
	Table 56—Changed max bus freq for 667 core to 166					
	Section 16.2.1—Modified first paragraph					
	Figure 51—Modified					
	Figure 52—New					
	Table 60—Modified thermal resistance data					
	Section 16.2.4.2—Modified first and second paragraphs					

### **Document Revision History**

Rev. No.	Substantive Change(s)				
1.2	Section 1.1.1—Updated feature list.				
	Section 1.2.1.1—Updated notes for Table 1.				
	Section 1.2.1.2—Removed 5-V PCI interface overshoot and undershoot figure.				
	Section 1.2.1.3—Added this section to summarize impedance driver settings for various interfaces.				
	Section 1.4—Updated rows in Reset Initialization timing specifications table. Added a table with DLL and PLL timing specifications.				
	Section 1.5.2.2—Updated note 6 of DDR SDRAM Output AC Timing Specifications table.				
	Section 1.7—Changed the minimum input low current from -600 to -15 $\mu$ A for the RGMII DC electrical characteristics.				
	Section 1.7.2—Changed LCS[3:4] to TSEC1_TXD[6:5] in . Updated notes regarding LCS[3:4].				
	Section 1.13.2—Updated the mechanical dimensions diagram for the package.				
	Section 1.13.3—Updated the notes for LBCTL, TRIG_OUT, and ASLEEP. Corrected pin assignments for IIC_SDA and IIC_SCL. Corrected reserved pin assignment of V11 to U11. V11 is actually PCI_STOP.				
	Section 1.14.1—Updated the table for frequency options with respect to platform/CCB frequencies.				
	Section 1.14.4—Edited Frequency options with respect to memory bus speeds.				
1.1	Made updates throughout document.				
	Secrion 1.6.1—Added symbols and note for the GTX_CLK125 timing parameters.				
	Section 1.11.3—Updated pin list table: LGPL5/LSDAMUX to LGPL5, LA[27:29] and LA[30:31] to LA[27:31], TRST to TRST, added GBE Clocking section and EC_GTX_CLK125 signal.				
	Figure 50—Updated pin 2 connection information.				
1	Original Customer Version.				

# **19 Device Nomenclature**

Ordering information for the parts fully covered by this specification document is provided in Section 19.1, "Part Numbers Fully Addressed by this Document."

## **19.1 Part Numbers Fully Addressed by this Document**

Table 63 provides the Freescale part numbering nomenclature for the MPC8560. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

МРС	nnnn	t	рр	ff(f)	C	r
Product Code	Part Identifier	Temperature Range <sup>1</sup>	Package <sup>2</sup>	Processor Frequency <sup>3, 4</sup>	Platform Frequency	Revision Level
MPC	8560	Blank = 0 to 105°C C= -40 to 105°C	PX = FC-PBGA VT = FC-PBGA (Pb-free)	833 = 833 MHz 667 = 667 MHz	L = 333 MHz J= 266 MHz	B = Rev. 2.0 (SVR = 0x80700020) C = Rev. 2.1 (SVR = 0x80700021)
MPC	8560	Blank = 0 to 105°C C = -40 to 105°C	PX = FC-PBGA VT = FC-PBGA (Pb-free)		F = 333 MHz	B = Rev. 2.0 (SVR = 0x80700020) C = Rev. 2.1 (SVR = 0x80700021)

### Table 63. Part Numbering Nomenclature

### Notes:


1.For Temperature Range=C, Processor Frequency is limited to 667 MHz.

2.See Section 14, "Package and Pin Listings" for more information on available package types.

- 3.Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. The core must be clocked at a minimum frequency of 400 MHz. A device must not be used beyond the core frequency or platform frequency indicated on the device.
- 4. Designers should use the maximum power value corresponding to the core and platform frequency grades indicated on the device. A lower maximum power value should not be assumed for design purposes even when running at a lower frequency.

## **19.2 Part Marking**

Parts are marked as the example shown in Figure 60.



### Notes:

MMMMM is the 5-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States. YWWLAZ is the assembly traceability code.

### Figure 60. Part Marking for FC-PBGA Device

#### How to Reach Us:

Home Page: www.freescale.com

email: support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 1-800-521-6274 480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC8560EC Rev. 3.4 04/2006 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The PowerPC name is a trademark of IBM Corp. and is used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004, 2006.

