July 2000

National Semiconductor


DS96F172M/DS96F174C/DS96F174M EIA-485/EIA-422 Quad Differential Drivers


General Description

The DS96F172 and the DS96F174 are high speed quad differential line drivers designed to meet EIA-485 Standards. The DS96F172 and the DS96F174 offer improved performance due to the use of L-FAST bipolar technology. The use of LFAST technology allows the DS96F172 and DS96F174 to operate at higher speeds while minimizing power consumption.

The DS96F172 and the DS96F174 have TRI-STATE® outputs and are optimized for balanced multipoint data bus transmission at rates up to 15 Mbps. The drivers have wide positive and negative common mode range for multipoint applications in noisy environments. Positive and negative current-limiting is provided which protects the drivers from line fault conditions over a +12V to -7.0V common mode range. A thermal shutdown feature is also provided. The DS96F172 features an active high and active low Enable, common to all four drivers. The DS96F174 features separate active high Enables for each driver pair.

Logic Diagrams





Features

- Meets EIA-485 and EIA-422 standards
- Monotonic differential output switching
- TRI-STATE outputs
- Designed for multipoint bus transmission
- Common mode output voltage range: -7.0V to +12V
- Operates from single +5.0V supply
- Reduced power consumption
- Thermal shutdown protection
- DS96F172 and DS96F174 are lead and function compatible with the SN75172/174 or the AM26LS31/MC3487
- Military temperature range available
- Qualified for MIL-STD-883C
- Standard military drawings available (SMD)
- Available in DIP (J), LCC (E), and Flatpak (W) packages

Function Tables (Each Driver)

DS96F172

Input	Enable		Outp	outs
Α	Е	Ē	Y	Z
Н	Н	Х	Н	L
L	Н	Х	L	Н
Н	Х	L	Н	L
L	Х	L	L	Н
Х	L	Н	Z	Z

DS96F174

Input	Enable	Outputs		
А	E	Y	Z	
Н	Н	Н	L	
L	Н	L	Н	
Х	L	Z	Z	

H = High Level

L = Low Level X = Don't Care

Z = High Impedance (Off)

TRI-STATE® is a registered trademark of National Semiconductor Corporation

COMMERCIAL

Absolute Maximum Ratings (Note 2)

Specifications for the 883 version of this product are listed separately on the following pages.

Storage Temperature Range (T _{STG})	–65°C to +175°C
Lead Temperature (Soldering, 60 sec.)	300°C
Maximum Package Power Dissipation (N	Note 1) at 25°C
Ceramic DIP (J)	1500 mW
Supply Voltage	7.0V
Enable Input Voltage	5.5V

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})				
DS96F174C	4.75	5.0	5.25	V
Common Mode	-7.0		+12.0	V
Output Voltage (V _{OC})				
Output Current HIGH (I _{OH})			-60	mA
Output Current LOW (I _{OL})			60	mA
Operating Temperature (T_A)				
DS96F174C	0		+70	°C
Note 1: Derate "J" package 10 mW	/°C above	e 25°C.		

Electrical Characteristics (Notes 3, 4)

Over recommended supply voltage and operating temperature range, unless otherwise specified

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
V _{IH}	Input Voltage HIGH			2.0	, , , , , , , , , , , , , , , , , , ,		V
VIL	Input Voltage LOW		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$			0.8	v
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			0.7	
V _{OH}	Output Voltage HIGH	I _{OH} = –33 mA	$T_A = 0^{\circ}C$ to +70°C	3.0			V
V _{OL}	Output Voltage LOW	I _{OL} = 33 mA	$T_A = 0^{\circ}C$ to $+70^{\circ}C$			2.0	V
V _{IC}	Input Clamp Voltage	I _I = -18 mA				-1.5	V
V _{OD1}	Differential Output Voltage	I _O = 0 mA				6.0	V
V _{OD2}	Differential Output Voltage	$R_{L} = 54\Omega$, Figure 1	$T_A = -55^{\circ}C$	1.2	2.0		
				1.5	2.0		V
		$R_L = 100\Omega$, Figure 1	•	2.0	2.3		1
V _{OD}	Differential Output Voltage	Figure 2	$T_A = 0^{\circ}C$ to +70°C	1.0			V
$\Delta V_{OD} $	Change in Magnitude of Differential	$R_L = 54\Omega \text{ or } 100\Omega, -40^{\circ}C \text{ to } +125^{\circ}C$				±0.2	v
	Output Voltage (Note 5)	Figure 1	-55°C to +125°C			±0.4	1
V _{oc}	Common Mode Output Voltage (Note 6)	$R_L = 54\Omega$ or 100Ω , Figure 1				3.0	V
$\Delta V_{OC} $	Change in Magnitude of Common Mode Output Voltage (Note 5)	$R_L = 54\Omega$ or 100Ω , <i>Figure 1</i>				±0.2	V
I _o	Output Current with Power Off	$V_{\rm CC} = 0V, V_{\rm O} = -7.0V$	/ to +12V			±50	μA
I _{oz}	High Impedance State Output Current	$V_0 = -7.0V$ to +12V			±20	±50	μA
I _{IH}	Input Current HIGH	$V_1 = 2.4V$				20	μA
I	Input Current LOW	$V_{I} = 0.4V$				-50	μA
I _{os}	Short Circuit Output Current	V _O = -7.0V				-250	
	(Note 7)	$V_{O} = 0V$				-150	mA
		$V_{O} = V_{CC}$				150	1
		$V_0 = +12V$				250	1
I _{cc}	Supply Current (All Drivers)	No Load	Outputs Enabled			50	mA
I _{ccx}	1		Outputs Disabled	1		30	1

COMMERCIAL

Switching Characteristics

 $V_{CC} = 5.0V, T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{DD}	Differential Output Delay Time	$R_L = 60\Omega$, Figure 3		15	20	ns
t _{TD}	Differential Output Transition Time			15	22	ns
t _{PLH}	Propagation Delay Time,	$R_L = 27\Omega$, Figure 4		12	16	ns
	Low-to-High Level Output					
t _{PHL}	Propagation Delay Time,			12	16	ns
	High-to-Low Level Output					
t _{zH}	Output Enable Time to High Level	$R_L = 110\Omega$, Figure 4		25	32	ns
t _{ZL}	Output Enable Time to Low Level	$R_L = 110\Omega$, Figure 6		25	32	ns
t _{HZ}	Output Disable Time from High Level	$R_L = 110\Omega$, Figure 5		25	30	ns
t _{LZ}	Output Disable Time from Low Level	$R_L = 110\Omega$, Figure 6		20	25	ns
t _{LZL}	Output Disable Time from Low Level	Figure 6		300		ns
	with Load Resistor to GND (Note 8)					
t _{skew}	Driver Output to Output	$R_L = 60\Omega$		1.0	4.0	ns

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 3: Unless otherwise specified min/max limits apply across the 0°C to +70°C range for the DS96F174C. All typicals are given for $V_{CC} = 5V$ and $T_A = 25°C$. **Note 4:** All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are reference to ground unless otherwise specified. **Note 5:** $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level. **Note 6:** In EIA-422A and EIA-485 standards, V_{OC} , which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS} . **Note 7:** Only one output at a time should be shorted.

Note 8: For more information see Application Bulletin, contact Product Marketing.

Order Number: DS96F174CJ DS96F174CN NS Package Number J16A or N16E

MIL-STD-883C

Absolute Maximum Ratings (Note 2)

For complete Military Specifications, refer to the appropriate SMD or MDS.

Storage Temperature Range (T_{STG})	–65°C to +175°C
Lead Temperature (Soldering, 60 sec.)	300°C
Maximum Package Power Dissipation (N	ote 9) at 25°C
Ceramic LCC (E)	2000 mW
Ceramic DIP (J)	1800 mW
Ceramic Flatpak (W)	1000 mW
Supply Voltage	7.0V
Enable Input Voltage	5.5V

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})				
DS96F172M/DS96F174M	4.50	5.0	5.50	V
Common Mode	-7.0		+12.0	V
Output Voltage (V _{OC})				
Output Current HIGH (I _{OH})			-60	mA
Output Current LOW (I _{OL})			60	mA
Operating Temperature (T _A)				
DS96F172M/DS96F174M	-55		+125	

Note 9: Above $T_A = 25^{\circ}C$, derate "E" package 13.4, "J" package 12.5, "W" package 7.1 mW/°C

Electrical Characteristics (Notes 3, 4)

Over recommended supply voltage and operating temperature range unless otherwise specified

Symbol	Parameter	Conditions		Min	Max	Units
VIH	Input Voltage HIGH			2.0		V
V _{IL}	Input Voltage LOW		$T_A = 25^{\circ}C$		0.8	v
			$T_{A} = -55^{\circ}C$, or +125°C		0.7	
V _{IC}	Input Clamp Voltage	I _I = –18 mA			-1.5	V
V _{OD1}	Differential Output Voltage	l _o = 0 mA			6.0	V
V _{OD2}	Differential Output Voltage	$R_L = 54\Omega$, $V_{CC} = 4.5V$	$T_A = -55^{\circ}C$	1.2		
		Figure 1	$T_A = 25^{\circ}C$, or +125°C	1.5	1	V
		$R_{L} = 100\Omega, V_{CC} = 4.5V,$	Figure 1	2.0		1
$\Delta V_{OD} $	Change in Magnitude of Differential	$R_L = 54\Omega$ or 100Ω ,	$T_A = 25^{\circ}C$, or +125°C		±0.2	V
	Output Voltage (Note 5)	V _{CC} = 4.5V, <i>Figure 1</i>	$T_A = -55^{\circ}C$		±0.4	V
V _{oc}	Common Mode Output Voltage (Note 6)	$R_L = 54\Omega$ or 100 Ω , Figure 1			3.0	V
$\Delta V_{OC} $	Change in Magnitude of Common	$R_{L} = 54\Omega$ or 100 Ω , $V_{CC} = 4.5V$, Figure 1			±0.2	V
	Mode Output Voltage (Note 5)					
Io	Output Current with Power Off	$V_{CC} = 0V, V_{O} = -7.0V$ to +12V			±50	μA
l _{oz}	High Impedance State Output Current	$V_{\rm O} = -7.0V$ to +12V			±50	μA
I _{IH}	Input Current HIGH	$V_1 = 2.4V$			20	μA
I _{IL}	Input Current LOW	$V_{I} = 0.4V$			-50	μA
l _{os}	Short Circuit Output Current	V _O = -7.0V			-250	
	(Note 7)	$V_{O} = 0V$			-150	mA
		$V_{O} = V_{CC}$			150	
		V _O = +12V			250	
I _{cc}	Supply Current (All Drivers)	No Load	Outputs Enabled		50	mA
I _{ccx}			Outputs Disabled		30	

MIL-STD-883C

Switching Characteristics

 $V_{CC} = 5.0V$

Symbol	Parameter	Conditions	T _A = 25°C		T _A = 55°C	T _A = 125°C	Units
			Тур	Max	Max	Max	1
t _{DD}	Differential Output Delay Time	$R_{L} = 60\Omega, C_{L} = 15 \text{ pF},$	15	22	30	30	ns
t _{TD}	Differential Output Transition Time	Figure 3	15	22	40	40	ns
t _{PLH}	Propagation Delay Time,	$R_{L} = 27\Omega, C_{L} = 15 \text{ pF},$	12	16	25	25	ns
	Low-to-High Level Output	Figure 4					
t _{PHL}	Propagation Delay Time,		12	16	25	25	ns
	High-to-Low Level Output						
t _{zH}	Output Enable Time to High Level	$R_L = 110\Omega$, Figure 5	25	32	40	40	ns
t _{ZL}	Output Enable Time to Low Level	$R_L = 110\Omega$, Figure 6	25	35	100	100	ns
t _{HZ}	Output Disable Time from High Level	$R_L = 110\Omega$, Figure 5,	25	30	80	80	ns
		Note 13					
t _{LZ}	Output Disable Time from Low Level	$R_L = 110\Omega$, Figure 6	20	25	40	40	ns
t _{LZL}	Output Disable Time from Low Level	Figure 6	300				ns
	with Load Resistor to GND (Note 12)						
t _{skew}	Driver Output to Output	$R_{L} = 60\Omega$	1.0	4.0	10	10	ns

SMD Numbers: DS96F172MJ/883 5962-9076501MEA DS96F174MJ/883 5962-9076502MEA

> DS96F172ME/883 5962-9076501M2A DS96F174MW/883 5962-9076502MFA DS96F174ME/883 5962-9076502M2A

Order Number: DS96F172MJ/883, DS96F174MJ/883 NS Package Number J16A DS96F172ME/883, DS96F174ME/883 NS Package Number E20A DS96F172MW-MIL, DS96F174MW/883 NS Package Number W16A

For Complete Military Product Specifications, refer to the appropriate SMD or MDS.

Parameter Measurement Information




FIGURE 1. Differential and Common Mode Output Voltage





FIGURE 2. Differential Output Voltage with Varying Common Mode Voltage









FIGURE 3. Differential Output Delay and Transition Times










FIGURE 4. Propagation Delay Times












FIGURE 6. t_{zL}, t_{LZ}, t_{LZL}


Note 10: The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, duty cycle = 50%, $t_r \le 5.0$ ns, $t_f \le 5.0$ ns, $Z_O = 50\Omega$. Note 11: C_L includes probe and jig capacitance.

Note 12: DS96F172 with active high and active low Enables is shown. DS96F174 has active high Enable only.

Note 13: To test the active low Enable E of DS96F172 ground E and apply an inverted waveform to E. DS96F174 has active high Enable only.

Note 14: For more information see Application Bulletin, Contact Product Marketing.


Note 15: Not tested for DS96F172MW-MIL device.




The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.


Connection Diagrams


16-Lead Ceramic Dual-In-Line Package NS Package Number J16A





20-Lead Ceramic Leadless Chip Carrier NS Package Number E20A







NC = No connection


Top View

Connection Diagrams (Continued)









Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com
 National Semiconductor

 Europe
 Fax: +49 (0) 180-530 85 86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +44 (0) 870 24 0 2171

 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.