



## **Boomer**<sup>®</sup> Audio Power Amplifier Series LM4817 **1W Stereo Audio Amplifier Plus Adjustable Output** Limiter Plus Adjustable LDO **General Description Key Specifications**

The LM4817 combines a bridge-connected (BTL) stereo audio power amplifier with a low dropout voltage regulator (LDO). The audio amplifier delivers 1.0W to a  $8\Omega$  load with a less than 1.0% THD+N while operating on a 5V power supply. With  $V_{\text{LIM}}$  set to 1.0V, the amplifier outputs are clamped to 6V<sub>p-p</sub>, ±800mV.

With the LM4817's adjustable low-dropout (LDO) CMOS linear regulator delivers an output current of up to 300mA, has shutdown mode (1nA, typ) low quiescent current (90µA, typ) and LDO voltage (120mV, typ). The regulator is stable with small ceramic capacitive load (2.2µF, typ). The regulator includes regulation fault detection, a bandgap voltage reference, and constant current limiting. It is designed for low power, low current applications that can take advantage of its 300mA output current capability.

The LM4817 features an externally controlled micropower shutdown mode and thermal shutdown protection. It also utilizes circuitry that reduces "clicks and pops" during device turn-on and return from shutdown.

Boomer audio power amplifiers are designed specifically to use few external components and provide high quality output power in a surface mount package.

- $P_O$  (BTL):  $V_{DD}$  = 5V, THD+N ≤ 1%,  $R_L$  = 8 $\Omega$  1.0W(typ)
- Power supply range (amplifier) 3.0V to 5.5V
- Power supply range (LDO)
- Shutdown current
- LDO output current
- LDO dropout voltage (I<sub>OUT</sub> = 300mA)
- LDO quiescent supply current
- LDO shutdown supply current
- LDO PSRR
- LDO turn-on time 120ms (typ)
- LDO ouput noise-voltage 37µV<sub>RMS</sub> (typ)


#### Features

- Stereo BTL amplifier
- Adjustable output voltage magnitude limiter
- Adjustable LDO regulator
- "Click and pop" suppression circuitry
- LDO is stable with small-value ceramic output capacitors
- Unity-gain stable audio amplifiers
- LDO has over-current protection
- Thermal shutdown protection circuitry
- TSSOP (MH) package

## Applications

- Multimedia monitors
- Portable and desktop computers
- Portable televisions


## **Connection Diagram**



## See NS Package Number MXA28A for TSSOP

Boomer® is a registered trademark of National Semiconductor Corporation.

LM4817



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Amplifier Supply Voltage (pins 5, 24) LDO-V <sub>CC</sub> , LDO-OUT, LDO-SHDN,	6.0V
ADJ, CC, FAULT (pins 11-15, 17,19)	-0.3V to 6.5V
Fault Sink Current	20mA
Storage Temperature	–65°C to +150°C
Input Voltage	–0.3V to V <sub>DD</sub> +0.3V
Power Dissipation (Note 2)	Internally limited
ESD Susceptibility(Note 3)	2000V
ESD Susceptibility (Note 4)	200V
Junction Temperature	150°C
Solder Information	
Small Outline Package	

Vapor Phase (60 sec.) 215°C 220°C Infrared (15 sec.) See AN-450 "Surface Mounting and their Effects on Product Reliablilty" for other methods of soldering surface mount devices. Thermal Resistance  $\theta_{JC}$  (typ)—MXA28A 20°C/W 41°C/W

## **Operating Ratings**

 $\theta_{JA}$  (typ)-MXA28A (Note 2)

Temperature Range	
$T_{MIN} \leq T_{A} \leq T_{MAX}$	$-40^{\circ}C \leq T_A \leq 85^{\circ}C$
Supply Voltage	
Pins 5, 24	$3.0V \leq V_{DD} \leq 5.5V$
Pin 17	$2.5V \leq V_{CC} \leq 6.0V$

## Stereo Amplifier Electrical Characteristics for Entire IC (Notes 1, 5)

The following specifications apply for  $V_{DD} = 5V$  unless otherwise noted. Limits apply for  $T_A = 25^{\circ}C$ .

Parameter	Conditions	LM4817		Units	
		Typical	Limit	(Limits)	
		(Note 6)	(Note 7)		
Supply Voltage			3	V (min)	
			5.5	V (max)	
Quiescent Power Supply Current	$V_{IN} = 0V, I_O = 0A$ (Note 8)	8	15	mA (max)	
			5	mA (min)	
Shutdown Current	$V_{DD}$ applied to the SHUTDOWN pin	0.07	2	μA (min)	
Shutdown Logic High Input Threshold Voltage			3.0	V (min)	
Shutdown Logic Low Input Threshold Voltage			1.8	V (max)	
Output Offset Voltage	V <sub>IN</sub> = 0V	5	50	mV (max)	
Output Power (Note 9)	THD+N = 1%, f = 1kHz, $R_L = 8\Omega$	1.1	1.0	W (min)	
	THD+N = 10%, f = 1kHz, $R_L = 8\Omega$	1.5		W	
Total Harmonic Distortion+Noise	$20Hz \le f \le 20kHz, A_{VD} = 2$	0.13		%	
	$V_{\text{LIM}} = 1.0V, R_{\text{L}} = \infty, V_{\text{IN}} = 4V_{\text{P-P}}$		5.2	V <sub>P-P</sub> (min)	
Limiter Clamp Voltage	$V_{O P-P} = (V_{OUT+} - V_{OUT-})$	6.0	6.8	V <sub>P-P</sub> (max)	
Power Supply Rejection Ratio	$V_{DD} = 5V, V_{RIPPLE} = 200mV_{RMS},$ $R_{L} = 8\Omega, C_{B} = 1.0\mu, f_{IN} = 1kHz$				
	Inputs Floating	67		dB	
	Inputs terminated with $10\Omega$	45		dB	
Channel Separation	$f = 1 \text{kHz}, C_B = 1.0 \mu \text{F}$	90		dB	
Signal To Noise Ratio	$V_{DD} = 5V, P_O = 1W, R_L = 8\Omega$	98		dB	
	Supply Voltage Quiescent Power Supply Current Shutdown Current Shutdown Logic High Input Threshold Voltage Shutdown Logic Low Input Threshold Voltage Output Offset Voltage Output Offset Voltage Output Power (Note 9) Total Harmonic Distortion+Noise Limiter Clamp Voltage Power Supply Rejection Ratio Channel Separation	Supply VoltageQuiescent Power Supply Current $V_{IN} = 0V$ , $I_O = 0A$ (Note 8)Shutdown Current $V_{DD}$ applied to the SHUTDOWN pinShutdown Logic High Input Threshold VoltageShutdown Logic Low Input Threshold VoltageOutput Offset Voltage $V_{IN} = 0V$ Output Power (Note 9)THD+N = 1%, f = 1kHz, $R_L = 8\Omega$ Total Harmonic Distortion+Noise20Hz $\leq f \leq 20kHz, A_{VD} = 2$ $R_L = 8\Omega, P_O = 1W$ Limiter Clamp Voltage $V_{LIM} = 1.0V, R_L = \infty, V_{IN} = 4V_{P-P}$ $V_O P-P = (V_{OUT+} \cdot V_{OUT-})$ Power Supply Rejection Ratio $V_{DD} = 5V, V_{RIPPLE} = 200mV_{RMS}, R_L = 8\Omega, C_B = 1.0\mu, f_{IN} = 1kHz$ Inputs Floating Inputs terminated with 10 $\Omega$ Channel Separationf = 1kHz, C_B = 1.0\muF	$\begin{tabular}{ c c c c }\hline \begin{tabular}{ c c c c } \hline \end{tabular} \hline \en$	$ \begin{array}{ c c c c c } \hline \mbox{Typical} & \mbox{Limit} \\ (Note 6) & (Note 7) \\ \hline \mbox{Supply Voltage} & & & & & & & & & & & & & & & & & & &$	

## **LDO Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $V_{IN} = V_O$  +0.5V (Note 10),  $V_{SHDN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2 \mu F$ ,  $C_{CC} = 33 n F$ ,  $T_J = 25^{\circ}C$ . Boldface limits apply for the operating temperature extremes: -40°C and 85°C.

	Parameter	Conditions	Min	Тур	Max	Units
			(Note 7)	(Note 6)	(Note 7)	
V <sub>IN</sub> In	nput Voltage		2.5		6.0	V

LM4817

## LDO Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $V_{IN} = V_O + 0.5V$  (Note 10),  $V_{SHDN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2\mu$ F,  $C_{CC} = 33$ nF,  $T_I = 25^{\circ}$ C. **Boldface** limits apply for the operating temperature extremes: -40°C and 85°C.

Symbol	Parameter	Conditions	Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units	
		$100\mu A \le I_{OUT} \le 300 m A$	-2.4		+2.4		
ΔV <sub>O</sub>	Output Voltage Tolerance	$V_{IN} = V_O + 0.5V$ (Note 7) SET = OUT	-3		+3	% of V <sub>OUT (NOP</sub>	
Vo	Output Adjust Range		1.25		6	V	
0	Maximum Output Current	Average DC Current Rating	300			mA	
LIMIT	Output Current Limit		330	770		mA	
Q	Supply Current	I <sub>OUT</sub> = 0mA		90	270		
		I <sub>OUT</sub> = 300mA		225		- μΑ	
	Shutdown Supply Current	$V_{O} = 0V, \overline{SHDN} = GND$		0.001	1	μA	
V <sub>DO</sub>	Dropout Voltage	I <sub>OUT</sub> = 1mA		0.4			
	(Note 10), (Note 11)	I <sub>OUT</sub> = 200mA		80	220	mV	
		I <sub>OUT</sub> = 300mA		120	20		
ΔV <sub>O</sub>	Line Regulation	$I_{OUT} = 1mA, (V_O + 0.5V) \le V_I \le 6V$ (Note 10)	-0.1	0.01	0.1	%/V	
	Load Regulation	100μA ≤ I <sub>OUT</sub> ≤ 300mA		0.002		%/mA	
ə <sub>n</sub>	Output Voltage Noise	$I_{OUT} = 10$ mA, $10$ Hz $\leq f \leq 100$ kHz		37		μV <sub>RMS</sub>	
	Output Voltage Noise Density	$10Hz \le f \le 100kHz$ , $C_{OUT} = 10\mu F$		190		nV/ √H	
V <sub>SHDN</sub>	SHDN Input Threshold	$V_{IH}, (V_O + 0.5V) \le V_I \le 6V$ (Note 10)	2			v	
		$V_{IL}$ , $(V_{O} + 0.5V) \le V_{I} \le 6V$			0.4	1	
SHDN	SHDN Input Bias Current	SHDN = GND or IN		0.1	100	nA	
SET	SET Input Leakage	SET = 1.3V		0.1	2.5	nA	
V <sub>FAULT</sub>	FAULTDetection Voltage	$V_{O} \ge 2.5V, I_{OUT} = 200mA$ (Note 12)		120	280	mV	
	FAULT Output Low Voltage	I <sub>SINK</sub> = 2mA		0.115	0.25	V	
FAULT	FAULT Off-Leakage Current	$\overline{FAULT} = 3.6V, \overline{SHDN} = 0V$		0.1	100	nA	
SD	Thermal Shutdown Temperature			160		°C	
	Thermal Shutdown Hysteresis			10			
T <sub>ON</sub>	Start-Up Time	C <sub>OUT</sub> = 10μF, V <sub>O</sub> at 90% of Final Value		120		μs	

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

**Note 2:** The maximum power dissipation is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$  and must be derated at elevated temperatures. The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$ . For the LM4817,  $T_{JMAX} = 150^{\circ}$ C. The  $\theta_{JA}$  for the LM4817 in the 28-pin MXA28A package, when board mounted and its DAP is soldered to a 2in<sup>2</sup> copper heatsink plane, is 41°C/W.

Note 3: Human body model, 100pF discharged through a  $1.5 k\Omega$  resistor.

Note 4: Machine model, 220pF-240pF discharged through all pins.

Note 5: All voltages are measured with respect to the ground (GND) pins unless otherwise specified.

Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


Note 8: The quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier.

Note 9: Output power is measured at the device terminals.

Note 10: Condition does not apply to input voltages below 2.5V since this is the minimum input operating voltage.


Note 11: Dropout voltage is measured by reducing  $V_{IN}$  until  $V_O$  drops 100mV from its nominal value at  $V_{IN}$  - $V_O$  = 0.5V. Dropout Voltage does not apply to the 1.8 version.


Note 12: The FAULT detection voltage is specified for the input to output voltage differential at which the FAULT pin goes active low.








# Stereo Amplifier Typical Performance Characteristics (Continued)

















 $R_L$  = 8Ω, f<sub>IN</sub> = 1kHz, at (from top to bottom at 24Ω): THD+N = 10%, THD+N = 1%







 $V_{DD} = 3V, R_L = 8\Omega, P_{OUT} = 150mW$ , at (from top to bottom at 2kHz): -IN A driven,  $V_{OUTB}$  measured; -IN B driven,  $V_{OUTA}$  measured







## Stereo Amplifier Typical Performance Characteristics (Continued)






THD+N vs Output Power









LM4817




**LDO Typical Performance Characteristics** Unless otherwise specified,  $V_{IN} = V_{OUT} + 0.5V$ ,  $C_{IN} = C_{OUT} = 2.2 \mu$ F,  $C_{CC} = 33$ nF,  $T_J = 25$ °C,  $V_{SHDN} = V_{IN}$ . (Continued)







Line Transient Response




Shutdown Response



**LDO Typical Performance Characteristics** Unless otherwise specified,  $V_{IN} = V_{OUT} + 0.5V$ ,  $C_{IN} = C_{OUT} = 2.2 \mu$ F,  $C_{CC} = 33$ nF,  $T_J = 25^{\circ}$ C,  $V_{SHDN} = V_{IN}$ . (Continued)





## **External Components Description**

(Refer to Figure 1).


Components		Functional Description		
1.	R <sub>i</sub>	The Inverting input resistance, along with $R_f$ , set the closed-loop gain. $R_i$ , along with $C_i$ , form a high pass filter with $f_c = 1/(2\pi R_i C_i)$ .		
2.	C <sub>i</sub>	The input coupling capacitor blocks DC voltage at the amplifier's input terminals. $C_i$ , along with $R_i$ , create a highpass filter with $f_c = 1/(2\pi R_i C_i)$ . Refer to the section, <b>SELECTING PROPER EXTERNAL COMPONENTS</b> , for an explanation of determining the value of $C_i$ .		
3.	R <sub>f</sub>	The feedback resistance, along with R <sub>i</sub> , set the closed-loop gain.		
4.	Cs	The supply bypass capacitor. Refer to the <b>POWER SUPPLY BYPASSING</b> section for information about properly placing, and selecting the value of, this capacitor.		
5.	C <sub>B</sub>	The capacitor, $C_B$ , filters the half-supply voltage present on the BYPASS pin. Refer to the <b>SELECTING</b> <b>PROPER EXTERNAL COMPONENTS</b> section for information concerning proper placement and selecting $C_B$ 's value.		
6.	R <sub>1</sub>	Combined with $R_2$ , sets the LDO's output voltage according to the following equation: $R_1 = R_2 ((V_{OUT} / 1.25V) - 1)$		
7.	R <sub>2</sub>	Combined with $R_1$ , sets the LDO's output voltage according to the following equation: $R_2 = (1.25V \times R_1) / (V_{OUT} - 1.25V)$		

LM4817

LM4817

## Application Information

#### **BRIDGE CONFIGURATION EXPLANATION**



\* Refer to the section Proper Selection of External Components, for a detailed discussion of CB size.

#### FIGURE 1. Typical Audio Amplifier Application Circuit Pin out shown for the LLP package. Refer to the Connection Diagrams for the pinout of the TSSOP package.

As shown in *Figure 1*, the LM4817 consists of two pairs of operational amplifiers, forming a two-channel (channel A and channel B) stereo amplifier. (Though the following discusses channel A, it applies equally to channel B.) External resistors R<sub>f</sub> and R<sub>i</sub> set the closed-loop gain of Amp1A, whereas two internal 20k $\Omega$  resistors set Amp2A's gain at -1. The LM4817 drives a load, such as a speaker, connected between the two amplifier outputs, -OUTA and +OUTA.

*Figure 1* shows that Amp1A's output serves as Amp2A's input. This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between -OUTA and +OUTA and driven differentially (commonly referred to as "bridge mode"). This results in a differential gain of

$$A_{VD} = 2 \times (R_f / R_i)$$
(1)

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. This produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or that the output signal is not clipped. To ensure minimum output signal clipping when choosing an amplifier's closed-loop gain, refer to the **Audio Power Amplifier Design** section.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing channel A's and channel B's outputs at half-supply. This eliminates the coupling capacitor that single supply, singleended amplifiers require. Eliminating an output coupling capacitor in a single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

#### POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier. Equation (2) states the maximum power dissipation point for a singleended amplifier operating at a given supply voltage and driving a specified output load

$$P_{DMAX} = (V_{DD})^2 / (2\pi^2 R_L) \text{ Single-Ended}$$
(2)

However, a direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation for the same conditions.

The LM4817 has two operational amplifiers per channel. The maximum internal power dissipation per channel operating in the bridge mode is four times that of a single-ended amplifier. From Equation (3), assuming a 5V power supply and an  $8\Omega$  load, the maximum single channel power dissipation is 0.633W or 1.27W for stereo operation.

$$P_{DMAX} = 4 \times (V_{DD})^2 / (2\pi^2 R_L) \text{ Bridge Mode}$$
(3)

The LM4817's power dissipation is twice that given by Equation (2) or Equation (3) when operating in the single-ended mode or bridge mode, respectively. Twice the maximum power dissipation point given by Equation (3) must not exceed the power dissipation given by Equation (4):

$$P_{DMAX}' = (T_{JMAX} - T_A) / \theta_{JA}$$
(4)

The LM4817's  $T_{JMAX}$  = 150°C. In the MH package soldered to a DAP pad that expands to a copper area of  $2 in^2$  on a PCB , the LM4817's  $\theta_{JA}$  is 41°C/W. At any given ambient temperature  $T_{JA}$ , use Equation (4) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (4) and substituting  $P_{DMAX}$  for  $P_{DMAX}$ ' results in Equation (5). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4817's maximum junction temperature.

$$T_{A} = T_{JMAX} - 2 \times P_{DMAX} \theta_{JA}$$
(5)

For a typical application with a 5V power supply and an  $8\Omega$  load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 98°C for the MH package.

$$T_{JMAX} = P_{DMAX} \theta_{JA} + T_A$$
 (6)

Equation (6) gives the maximum junction temperature  $T_{J^-}$  MAX. If the result violates the LM4817's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases.

If twice the value given by Equation (3) exceeds the result of Equation (4), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce  $\theta_{JA}$ . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the  $\theta_{JA}$  is the sum of  $\theta_{JC}$ ,  $\theta_{CS}$ , and  $\theta_{SA}$ . ( $\theta_{JC}$  is the junction–to–case thermal impedance,  $_{CS}$  is the case–to–sink thermal impedance, and  $\theta_{SA}$  is the sink–to–ambient thermal impedance.) Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

#### **OUTPUT VOLTAGE LIMITER**

The LM4817's adjustable output voltage limiter can be used to set a maximum and minimum output voltage swing magnitude. The voltage applied to the  $V_{LIM}$  input (pin 28) controls the amount voltage limit magnitude.

Without the limiter's influence ( $V_{LIM} = 0V$ ), the LM4817's maximum BTL output swing is nominally

 $2 \times V_{DD}$ 

When the limiter input voltage is greater than 0V, the BTL output voltage swing is

 $V_{OUT-BTL} = (2 \times V_{DD}) - (4 \times V_{LIM})$ 

For any given value of  $V_{\text{LIM}},$  the actual output swing will be limited to within  $\pm 200 \text{mV}.$ 

#### POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 10µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0µF tantalum bypass capacitance connected between the LM4817's supply pins and ground. Do not substitute a ceramic capacitor for the tantalum. Doing so may cause oscillation in the output signal. Keep the length of leads and traces that connect capacitors between the LM4817's power supply pin and ground as short as possible. Connecting a 1µF capacitor, C<sub>B</sub>, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise amplifier's click and pop performance. The selection of bypass capacitor values, especially C<sub>B</sub>, depends on desired PSRR requirements, click and pop performance (as explained in the section, Proper Selection of External Components), system cost, and size constraints.

#### MICRO-POWER SHUTDOWN

The voltage applied to the SHUTDOWN pin controls the LM4817's shutdown function. Activate micro-power shutdown by applying V<sub>DD</sub> to the SHUTDOWN pin. When active, the LM4817's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The logic threshold is typically V<sub>DD</sub>/2. The low 0.7µA typical shutdown current is achieved by applying a voltage that is as near as V<sub>DD</sub> as possible to the SHUTDOWN pin. A voltage thrat is less than V<sub>DD</sub> may increase the shutdown current.

There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw switch, a microprocessor, or a microcontroller. When using a switch, connect an external 10k $\Omega$  pull-up resistor between the SHUTDOWN pin and V<sub>DD</sub>. Connect the switch between the SHUTDOWN pin and ground. Select normal amplifier operation by closing the switch. Opening the switch connects the SHUTDOWN pin to V<sub>DD</sub> through the pull-up resistor guarantee that the SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or a microcontroller, use a digital output to apply the control voltage to the SHUTDOWN pin. Driving the SHUTDOWN pin with active circuitry eliminates the pull up resistor.

# TABLE 1. LOGIC LEVEL TRUTH TABLE FOR SHUTDOWN OPERATION

SHUTDOWN	OPERATIONAL MODE
Low	Full power, stereo BTL
	amplifiers
High	Micro-power Shutdown

#### SELECTING PROPER EXTERNAL COMPONENTS

Optimizing the LM4817's performance requires properly selecting external components. Though the LM4817 operates well when using external components with wide tolerances, best performance is achieved by optimizing component values.

The LM4817 is unity-gain stable, giving a designer maximum design flexibility. The gain should be set to no more than a given application requires. This allows the amplifier to achieve minimum THD+N and maximum signal-to-noise ratio. These parameters are compromised as the closed-loop gain increases. However, low gain demands input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources such as audio CO-DECs have outputs of  $1V_{RMS}$  (2.83V<sub>P-P</sub>). Please refer to the **Audio Power Amplifier Design** section for more information on selecting the proper gain.

#### Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitor ( $C_i$  in *Figure 1*). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor.

Besides effecting system cost and size,  $C_i$  has an affect on the LM4817's click and pop performance. When the supply voltage is first applied, a transient (pop) is created as the charge on the input capacitor changes from zero to a quiescent state. The magnitude of the pop is directly proportional to the input capacitor's size. Higher value capacitors need more time to reach a quiescent DC voltage (usually  $V_{DD}/2$ ) when charged with a fixed current. The amplifier's output charges the input capacitor through the feedback resistor,  $R_f$ . Thus, pops can be minimized by selecting an input capacitor value that is no higher than necessary to meet the desired -3dB frequency.

A shown in *Figure 1*, the input resistor  $(R_i)$  and the input capacitor,  $C_i$  produce a –3dB high pass filter cutoff frequency that is found using Equation (7).

$$f_{-3 dB} = \frac{1}{2\pi R_{IN} C_1}$$

As an example when using a speaker with a low frequency limit of 150Hz, C<sub>1</sub>, using Equation (4), is  $0.063\mu$ F. The  $1.0\mu$ F C<sub>1</sub> shown in *Figure 1* allows the LM4817 to drive high efficiency, full range speaker whose response extends below 30Hz.

#### **Bypass Capacitor Value Selection**

Besides minimizing the input capacitor size, careful consideration should be paid to value of  $C_B$ , the capacitor connected to the BYPASS pin. Since  $C_B$  determines how fast

the LM4817 settles to quiescent operation, its value is critical when minimizing turn–on pops. The slower the LM4817's outputs ramp to their quiescent DC voltage (nominally 1/2  $V_{DD}$ ), the smaller the turn–on pop. Choosing  $C_B$  equal to 1.0µF along with a small value of C<sub>i</sub> (in the range of 0.1µF to 0.39µF), produces a click-less and pop-less shutdown function. As discussed above, choosing C<sub>i</sub> no larger than necessary for the desired bandwidth helps minimize clicks and pops.

#### OPTIMIZING CLICK AND POP REDUCTION PERFORMANCE

The LM4817 contains circuitry to minimize turn-on and shutdown transients or "clicks and pop". For this discussion, turn-on refers to either applying the power supply voltage or when the shutdown mode is deactivated. While the power supply is ramping to its final value, the LM4817's internal amplifiers are configured as unity gain buffers. An internal current source changes the voltage of the BYPASS pin in a controlled, linear manner. Ideally, the input and outputs track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage on the bypass pin reaches  $1/2 V_{DD}$ . As soon as the voltage on the BYPASS pin is stable, the device becomes fully operational. Although the bypass pin current cannot be modified, changing the size of  $C_B$  alters the device's turn-on time and the magnitude of "clicks and pops". Increasing the value of C<sub>B</sub> reduces the magnitude of turn-on pops. However, this presents a tradeoff: as the size of  $\mathrm{C}_{\mathrm{B}}$  increases, the turn-on time increases. There is a linear relationship between the size of C<sub>B</sub> and the turn-on time. Here are some typical turn-on times for various values of C<sub>B</sub>:

Св	T <sub>ON</sub>
0.01µF	20 ms
0.1µF	200 ms
0.22µF	440 ms
0.47µF	940 ms
1.0µF	2 Sec

In order eliminate "clicks and pops", all capacitors must be discharged before turn-on. Rapidly switching  $V_{\text{DD}}$  may not allow the capacitors to fully discharge, which may cause "clicks and pops".

#### NO LOAD STABILITY

The LM4817 may exhibit low level oscillation when the load resistance is greater than  $10k\Omega$ . This oscillation only occurs as the output signal swings near the supply voltages. Prevent this oscillation by connecting a  $5k\Omega$  between the output pins and ground.

(7)

#### $F_{H} = 20kHzx5 = 100kHz$

(13)

(14)

# Application Information (Continued)

### AUDIO POWER AMPLIFIER DESIGN

#### Audio Amplifier Design: Driving 1W into an 8 $\Omega$ Load

The following are the desired operational parameters:

Power Output:	1W <sub>RMS</sub>
Load Impedance:	8Ω
Input Level:	1V <sub>RMS</sub>
Input Impedance:	20kΩ
Bandwidth:	100Hz–20 kHz ± 0.25 dB

The design begins by specifying the minimum supply voltage necessary to obtain the specified output power. One way to find the minimum supply voltage is to use the Output Power vs Supply Voltage curve in the **Typical Performance Characteristics** section. Another way, using Equation (4), is to calculate the peak output voltage necessary to achieve the desired output power for a given load impedance. To account for the amplifier's dropout voltage, two additional voltages, based on the Dropout Voltage vs Supply Voltage in the **Typical Performance Characteristics** curves, must be added to the result obtained by Equation (8). The result in Equation (9).

$$V_{opeak} = \sqrt{(2R_LP_O)}$$

(8)

(10)

 $V_{DD} \ge (V_{OUTPEAK} + (V_{OD_{TOP}} + V_{OD_{BOT}}))$  (9) The Output Power vs Supply Voltage graph for an 8 $\Omega$  load indicates a minimum supply voltage of 4.6V. This is easily met by the commonly used 5V supply voltage. The additional voltage creates the benefit of headroom, allowing the LM4817 to produce peak output power in excess of 1W without clipping or other audible distortion. The choice of supply voltage must also not create a situation that violates maximum power dissipation as explained above in the **Power Dissipation** section.

After satisfying the LM4817's power dissipation requirements, the minimum differential gain is found using Equation (10).

$$A_{VD} \ge \sqrt{(P_{O}R_{L})}/(V_{IN}) = V_{orms}/V_{inrms}$$

Thus, a minimum gain of 2.83 allows the LM4817's to reach full output swing and maintain low noise and THD+N performance. For this example, let  $A_{VD} = 3$ .

The amplifier's overall gain is set using the input (R<sub>i</sub>) and feedback (R<sub>f</sub>) resistors. With the desired input impedance set at  $20k\Omega$ , the feedback resistor is found using Equation (11).

$$R_{\rm f}/R_{\rm i} = A_{\rm VD}/2 \tag{11}$$

The value of  $R_f$  is  $30k\Omega$ .

The last step in this design example is setting the amplifier's -3dB frequency bandwidth. To achieve the desired  $\pm 0.25dB$  pass band magnitude variation limit, the low frequency response must extend to at least one–fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the  $\pm 0.25dB$  desired limit. The results are an

$$f_L = 100Hz/5 = 20Hz$$
 (12)

and an

As mentioned in the **External Components** section,  $R_i$  and  $C_i$  create a highpass filter that sets the amplifier's lower bandpass frequency limit. Find the coupling capacitor's value using Equation (14).

 $C_i \ge \frac{1}{2\pi R_i f_c}$ 

$$1/(2\pi^{2}0k\Omega^{2}0Hz) = 0.398\mu F$$
 (15)

Use a 0.39µF capacitor, the closest standard value.

The product of the desired high frequency cutoff (100kHz in this example) and the differential gain,  $A_{VD}$ , determines the upper passband response limit. With  $A_{VD}$  = 3 and  $f_{\rm H}$  = 100kHz, the closed-loop gain bandwidth product (GBWP) is 300kHz. This is less than the LM4817's 3.5MHz GBWP. With this margin, the amplifier can be used in designs that require more differential gain while avoiding performance-Irestricting bandwidth limitations.

#### LDO General Information

the result is

Figure 2 shows the LM4817's LDO functional block diagram. A 1.25V bandgap reference, an error amplifier and a PMOS pass transistor perform voltage regulation while being supported by shutdown, fault, and the usual Temperature and current protection circuitry

The regulator's topology is the classic type with negative feedback from the output to one of the inputs of the error amplifier. Feedback resistors  $R_1$  and  $R_2$  are either internal or external to the IC, depending on whether it is the fixed voltage version or the adjustable version. The negative feedback and high open loop gain of the error amplifier cause the two inputs of the error amplifier to be virtually equal in voltage. If the output voltage changes due to load changes, the error amplifier provides the appropriate drive to the pass transistor to maintain the error amplifier's inputs as virtually equal. In short, the error amplifier keeps the output voltage constant in order to keep its inputs equal.




FIGURE 2. LDO Functional Block Diagram

#### **Output Voltage Setting**

The output voltage is set according to the amount of negative feedback (Note that the pass transistor inverts the feedback signal). Figure 3 simplifies the LDO's topology. This


type of regulator can be represented as an op amp configured as non-inverting amplifier and a fixed DC Voltage (V<sub>REF</sub>) for its input signal. The special characteristic of this op amp is its extra-large output transistor that only sources current. In terms of its non-inverting configuration, the output voltage equals V<sub>REF</sub> times the closed loop gain:

$$V_{O} = V_{REF} \left[ \frac{R_{1}}{R_{2}} + 1 \right]$$

Utilize the following equation for adjusting the output to a particular voltage:

$$R_1 = R_2 \left[ \frac{V_0}{1.25V} - 1 \right]$$

Choose  $R_2 = 100k$  to optimize accuracy, power supply rejection, noise and power consumption.





Similarity in the output capabilities exists between op amps and linear regulators. Just as rail-to-rail output op amps allow their output voltage to approach the supply voltage, low dropout regulators (LDOs) allow their output voltage to operate close to the input voltage. Both achieve this by the configuration of their output transistors. Standard op amps and regulator outputs are at the source (or emitter) of the output transistor. Rail-to-rail op amp and LDO regulator outputs are at the drain (or collector) of the output transistor. This replaces the threshold (or diode drop) limitations on the output with the less restrictive source-to-drain (or V<sub>SAT</sub>) limitations. There is a trade-off, of course. The output impedance become significantly higher, thus providing a critically lower pole when combined with the capacitive load. That's why rail-to-rail op amps are usually poor at driving capacitive loads and recommend a series output resistor when doing so. LDOs require the same series resistance except that the internal resistance of the output capacitor will usually suffice. Refer to the output capacitance section for more information.


#### **Output Capacitance**

The LDO is specifically designed to employ ceramic output capacitors as low as  $2.2\mu F.$  Ceramic capacitors below  $10\mu F$  offer significant cost and space savings, along with high

frequency noise filtering. Higher values and other types and of capacitor may be used, but their equivalent series resistance (ESR) should be maintained below  $0.5\Omega$ 

Ceramic capacitor of the value required by the LDO are available in the following dielectric types: Z5U, Y5V, X5R and X7R. The Z5U and Y5V types exhibit a 50% or more drop in capacitance value as their temperature increases from  $25^{\circ}$ C, an important consideration. The X5R generally maintain their capacitance value within ±20%. The X7R type are desirable for their tighter tolerance of 10% over temperature.

Ceramic capacitors pose a challenge because of their relatively low ESR. Like most other LDOs, the LDO relies on a zero in the frequency response to compensate against excessive phase shift in the regulator's feedback loop. If the phase shift reaches 360° (i.e.; becomes positive), the regulator will oscillate. This compensation usually resides in the zero generated by the combination of the output capacitor with its equivalent series resistance (ESR). The zero is intended to cancel the effects of the pole generated by the load capacitance (CL) combined with the parallel combination of the load resistance (RL) and the output resistance (R<sub>O</sub>) of the regulator. The challenge posed by low ESR capacitors is that the zero it generates can be too high in frequency for the pole that it's intended to compensate. The LM4817 overcomes this challenge by internally generating a strategically placed zero.



#### FIGURE 4. Simplified Model of Regulator Loop Gain Components

Figure 4 shows a basic model for the linear regulator that helps describe what happens to the output signal as it is processed through its feedback loop; that is, describe its loop gain (LG). The LG includes two main transfer functions: the error amplifier and the load. The error amplifier provides voltage gain and a dominant pole, while the load provides a zero and a pole. The LG of the model in Figure 3 is described by the following equation:

$$LG (j\omega) = \frac{A_{O}}{1 + j\left[\frac{\omega}{\omega_{POLE}}\right]} * \frac{1 + j\omega (ESR \times C_{L})}{1 + j\omega ((ESR + R_{O} // R_{L}) C_{L})}$$

The first term of the above equation expresses the voltage gain (numerator) and a single pole role-off (denominator) of

the error amplifier. The second term expresses the zero (numerator) and pole (denominator) of the load in combination with the  $\rm R_O$  of the regulator.

Figure 5 shows a Bode plot that represents a case where the zero contributed by the load is too high to cancel the effect of the pole contributed by the load and  $R_O$ . The solid line illustrates the loop gain while the dashed line illustrates the corresponding phase shift. Notice that the phase shift at unity gain is a total 360° -the criteria for oscillation.

POLE: <sup>Φ</sup>POLE 1/(2π (ESR + R<sub>0</sub> // R<sub>L</sub>)C<sub>L</sub>) 0 dB LOAD POLE 1/(2π (ESR + C<sub>L</sub>) -360° LOAD ZERO 1/(2π (ESR × C<sub>L</sub>)

#### FIGURE 5. Loop Gain Bode Plot Illustrating Inadequately High Zero for Stability Compensation

The LDO generates an internal zero that makes up for the inadequately high zero of the low ESR ceramic output capacitor. This internally generated zero is strategically placed to provide positive phase shift near unity gain, thus providing a stable phase margin.

#### **No-Load Stability**

The LM4817 remains stable during no-load conditions, a necessary feature for CMOS RAM keep-alive applications.

#### Input Capacitor

The LM4817 requires a minimum input capacitance of about 1 $\mu$ F. The value may be increased indefinitely. The type is not critical to stability. However, instability may occur with bench set-ups where long supply leads are used, particularly at near dropout and high current conditions. This is attributed to the lead inductance coupling to the output through the gate oxide of the pass transistor; thus, forming a pseudo LCR network within the Loop-gain. A 10 $\mu$ F tantalum input capacitor remedies this non-situ condition; its larger ESR acts to dampen the pseudo LCR network. This may only be necessary for some bench setups. 1 $\mu$ F ceramic input capacitor are fine for most end-use applications.

If a tantalum input capacitor is intended for the final application, it is important to consider their tendency to fail in short circuit mode, thus potentially damaging the part.

#### **Noise Bypass Capacitor**

The noise bypass capacitor (CC) significantly reduces the LDO'soutput noise. Connect the CC capacitor between pin 6 and ground. The optimum value for CC is 33nF.

Pin 6 directly connects to the high impedance output of the bandgap. The DC leakage of the CC capacitor should be considered; loading down the reference will reduce the output voltage. NPO and COG ceramic capacitors typically offer very low leakage. Polypropylene and polycarbonate film carbonate capacitor offer even lower leakage currents.

CC does not affect the transient response; however, it does affect turn-on time. The smaller the CC value, the quicker the turn-on time.

#### **Power Dissipation**

Power dissipation refers to the part's ability to radiate heat away from the silicon, with packaging being a key factor. A reasonable analogy is the packaging a human being might wear, a jacket for example. A jacket keeps a person comfortable on a cold day, but not so comfortable on a hot day. It would be even worse if the person was exerting power (exercising). This is because the jacket has resistance to heat flow to the outside ambient air, like the IC package has a thermal resistance from its junctions to the ambient ( $\theta_{IA}$ ).

 $\theta_{\mathsf{JA}}$  has a unit of temperature per power and can be used to calculate the IC's junction temperature as follows:

$$\mathsf{T}_{\mathsf{J}} = \theta_{\mathsf{J}\mathsf{A}} \; (\mathsf{P}\mathsf{D}) + \mathsf{T}_{\mathsf{A}}$$

 $T_J$  is the junction temperature of the IC.  $\theta_{JA}$  is the thermal resistance from the junction to the ambient air outside the package. PD is the power exerted by the IC, and  $T_A$  is the ambient temperature.

PD is calculated as follows:

E

$$PD = I_{OUT} (V_{IN} - V_O)$$

 $\theta_{JA}$  for the LM4817 package (MSOP-8) is 223°C/W with no forced air flow, 182°C/W with 225 linear feet per minute (LFPM) of air flow, 163°C/W with 500 LFPM of air flow, and 149°C/W with 900 LFPM of air flow.

 $\theta_{JA}$  can also be decreased (improved) by considering the layout of the PC board: heavy traces (particularly at  $V_{IN}$  and the two  $V_{OUT}$  pins), large planes, through-holes, etc.

Improvements and absolute measurements of the  $\theta_{JA}$  can be estimated by utilizing the thermal shutdown circuitry that is internal to the IC. The thermal shutdown turns off the pass transistor of the device when its junction temperature reaches 160°C (Typical). The pass transistor doesn't turn on again until the junction temperature drops about 10°C (hysteresis).

Using the thermal shutdown circuit to estimate ,  $\theta_{JA}$  can be done as follows: With a low input to output voltage differential, set the load current to 300mA. Increase the input voltage until the thermal shutdown begins to cycle on and off. Then slowly decrease  $V_{\rm IN}$  (100mV increments) until the part stays on. Record the resulting voltage differential ( $V_{\rm D}$ ) and use it in the following equation:

$$\theta_{JA} = \frac{(160 - T_A)}{(0.300 \times V_D)}$$

#### **Fault Detection**

The LDO provides a FAULT pin that goes low during out of regulation conditions like current limit and thermal shutdown, or when it approaches dropout. The latter monitors the inputto-output voltage differential and compares it against a threshold that is slightly above the dropout voltage. This threshold also tracks the dropout voltage as it varies with load current. Refer to Fault Detect vs. Load Current curve in the typical characteristics section.

The FAULT pin requires a pull-up resistor since it is an open-drain output. This resistor should be large in value to reduce energy drain. A  $100k\Omega$  pull-up resistor works well for most applications.

Figure 6 shows the LDO's with delay added to the FAULT pin for the reset pin of a microprocessor. The output of the comparator stays low for a preset amount of time after the regulator comes out of a fault condition.




FIGURE 6. Power on Delayed Reset Application

The delay time for the application of Figure 5 is set as follows:

$$C_{\text{DELAY}} = \frac{-t}{R_{\text{P}} \ln \left[1 - \frac{V_{\text{REF}}}{V_{\text{O}}}\right]}$$

The application is set for a reset delay time of 8.8ms. Note that the comparator should have high impedance inputs so as to not load down the  $V_{\text{REF}}$  at the CC pin of the LM4817.

#### Shutdown

The LM4817's LDO goes into sleep mode when the SHDN pin is in a logic low condition. During this condition, the pass transistor, error amplifier, and bandgap are turned off, reducing the supply current to 1nA typical. The maximum guaranteed voltage for a logic low at the SHDN pin is 0.4V. A minimum guaranteed voltage of 2V at the SHDN pin will turn the LDO back on. The SHDN pin may be directly tied to  $V_{IN}$  to keep the part on. The SHDN pin may exceed  $V_{IN}$  but not the ABS MAX of 6.5V.

Figure 6 shows an application that uses the SHDN pin. It detects when the battery is too low and disconnects the load by turning off the regulator. A micropower comparator (LMC7215) and reference (LM385) are combined with resistors to set the minimum battery voltage. At the minimum battery voltage, the comparator output goes low and tuns off the LDO and corresponding load. Hysteresis is added to the minimum battery threshold to prevent the battery's recovery voltage from falsely indicating an above minimum condition. When the load is disconnected from the battery, it automatically increases in terminal voltage because of the reduced IR drop across its internal resistance. The Minimum battery detector of figure 6 has a low detection threshold  $(V_{LT})$  of 3.6V that corresponds to the minimum battery voltage. The upper threshold  $(V_{UT})$  is set for 4.6V in order to exceed the recovery voltage of the battery.




FIGURE 7. Minimum Battery Detector that Disconnects the Load Via the SHDN Pin of the LM4817

Resistor value for  $V_{\text{UT}}$  and  $V_{\text{LT}}$  are determined as follows:

$$G_{T} = \frac{1}{R_{1}} + \frac{1}{R_{2}} + \frac{1}{R_{3}}$$
$$V_{UT} = R_{1} (V_{REF}) G_{T}$$
$$V_{LT} = R_{1} // R_{2} (V_{REF}) G_{T}$$

(The application of Figure 6 used a  $G_{T}$  of 5 $\mu$  mho)

$$R_1 = \frac{V_{UT1}}{V_{REF} (G_T)}$$

$$R_{2} = \frac{1}{\frac{V_{\text{REF}} (G_{\text{T}})}{V_{\text{LT}}} - \frac{1}{R_{1}}}$$
$$R_{3} = \frac{1}{G_{\text{T}} - \left[\frac{1}{R_{1}} + \frac{1}{R_{2}}\right]}$$

The above procedure assumes a rail-to-rail output comparator. Essentially,  $R_2$  is in parallel with  $R_1$  prior to reaching the lower threshold, then  $R_2$  becomes parallel with  $R_3$  for the upper threshold. Note that the application requires rail-to-rail input as well.

The resistor values shown in Figure 7 are the closest practical to calculated values.

#### Fast Start-up

The LM4817's LDO provides fast start-up time for better system efficiency. The start-up speed is maintained when using the optional noise bypass capacitor. An internal  $500\mu$ A current source charges the capacitor until it reaches about 90% of its final value.

#### RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT

Figures 8 through 10 show the recommended two-layer PC board layout that is optimized for the 28-pin MH-packaged LM4817 and associated components. These circuits are designed for use with an external 5V supply and  $8\Omega$  (or greater) speakers.

This circuit board is easy to use. Apply 5V and ground to the board's  $V_{DD}$  and GND pads, respectively. Connect speakers between the board's -OUTA and +OUTA and OUTB and +OUTB pads. Apply the stereo input signal to the input pins labeled "-INA" and "-INB." The stereo input signal's ground references are connected to the respective input channel's "GND" pin, adjacent to the input pins.




FIGURE 8. Recommended MH board layout: component-side silkscreen






FIGURE 9. Recommended MHPC board layout: component-side layout



20078148

FIGURE 10. Recommended MH board layout: bottom-side layout



NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.