

LM9810/LM9820 10/12-Bit Image Sensor Processor Analog Front End

General Description

The LM9810 and LM9820 are high performance Analog Front Ends (AFEs) for image sensor processing systems. The LM9810/20 performs all the analog and mixed signal functions (correlated double sampling, color specific gain and offset correction, and analog to digital conversion) necessary to digitize the output of a wide variety of CIS and CCD sensors. The LM9810 has a 10-bit 6 MHz ADC, and the LM9820 has a 12-bit 6 MHz ADC. The LM9810 and LM9820 are pin-for-pin and functionally compatible.

Key Specifications

■ Output Data Resolution	10/12 Bits
■ Pixel Conversion Rate	6 MHz
■ Supply Voltage	5V ±5%
■ Power Dissipation	300 mW


Features

- 6 million pixels/s conversion rate
- Digitally programmed gain and offset for red, green and blue pixels
- Correlated Double Sampling for lowest noise
- TTL/CMOS input/output compatible

Applications


- Color Flatbed Document Scanners
- Color Sheetfed Scanners
- Multifunction Imaging Products
- Digital Copiers
- General Purpose Linear CCD Imaging

Connection Diagram



Ordering Information

Commercial (0°C ≤ T _A ≤ +70°C)	Package
LM9810CCWM	20-Pin Wide SOIC
LM9810CCWMX	20-Pin Wide SOIC, Tape and Reel
LM9820CCWM	20-Pin Wide SOIC
LM9820CCWMX	20-Pin Wide SOIC, Tape and Reel



≤ 100 mV

Absolute Maximum Ratings (Notes 1, 2)

Positive Supply Voltage $(V^+ = V_A = V_D)$

with Respect to

GND = AGND = DGNDVoltage on any Input or Output Pin 0.3V to V+ +0.3V

Input Current at any Pin (Note 3) Package Input Current (Note 3)

Package Dissipation at $T_A = 25^{\circ}C$ ESD Susceptibility (Note 5)

Soldering Information (Note 6) Infrared, 10 seconds

Storage Temperature

Human Body Model

Operating Ratings (Notes 1, 2)

Operating Temperature

 $T_{MIN} = 0^{\circ}C \le T_{A} \le T_{MAX} + 70^{\circ}C$ Range +4.75V to +5.25V V_A Supply Voltage V_D Supply Voltage +4.75V to +5.25V

 $|V_A - V_D|$

OS_R, OS_G, OS_B

Input Voltage Range -0.05V to $V_A + 0.05V$

NewLine, SampCLK, D0-D2, MCLK

Input Voltage Range -0.05V to $V_D + 0.05V$

Electrical Characteristics

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0 V_{DC}$, $f_{MCLK} = 24$ MHz, $R_S = 25 \Omega$. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8, 12)

6.5V

±25 mA

±50 mA

(Note 4)

2000V

300°C

-65°C to +150°C

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
CCD/CIS	SOURCE REQUIREMENTS FOR FUL	L SPECIFIED ACCURACY AND DYNA	MIC RANGE	(Note 12)	
V _{OS PEAK}	Sensor's Maximum Peak Differential	Gain = 0.933	2.1		V
	Signal Range	Gain = 3.0	0.65		V
		Gain = 9.0	0.21		V
ANALOG	INPUT CHARACTERISTICS		•		
	OS _R , OS _G , OS _B Input Capacitance		5		pF
	OS _R , OS _G , OS _B Input Leakage	Measured with OS = 3.5 V _{DC}	20	25	μA (max)
	Current	CDS disabled, selected OS Input			
		CDS disabled, unselected OS Input	10		nA
COARSE	COLOR BALANCE PGA CHARACTE	RISTICS	1		
	Monotonicity			5	bits (min)
	G ₀ (Minimum PGA Gain)	PGA Setting = 0	0.93	.90	V/V (min)
				.96	V/V (max)
	G ₃₁ (Maximum PGA Gain)	PGA Setting = 31	3.0	2.96	V/V (min)
				3.15	V/V (max)
	x3 Boost Gain	x3 Boost Setting On	3.0	2.93	V/V (min)
		(bit B5 of Gain Register is set)		3.05	V/V (max)
	Gain Error at any Gain (Note 13)		±0.4	1.67	% (max)
INTERNA	L REFERENCE CHARACTERISTICS				
V _{REFMID}	Mid Supply Output Voltage		2.5		V
V _{REF+}	Positive Reference Output Voltage		3.5		V
V _{REF}	Negative Reference Output Voltage		1.5		V
ΔV_{REF}	Differential Reference Voltage		2.0		V
	V _{REF+} - V _{REF-}				

LM9810 Electrical Characteristics

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0V_{DC}$, $f_{MCLK} = 24$ MHz, $R_S = 25\Omega$. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25^{\circ}C$. All LSB limits are in units of the LM9810's 10-bit ADC. (Notes 7, 8, 12)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
ADC CHA	RACTERISTICS				
	Resolution with No Missing Codes			10	bits (min)
INL	Integral Non-Linearity Error (Note 11)		±0.35	±1.5	LSB (max)
		•		•	

LM9810 Electrical Characteristics (Continued)

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0V_{DC}$, $f_{MCLK} = 24$ MHz, $R_S = 25\Omega$. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25$ °C. All LSB limits are in units of the LM9810's 10-bit ADC. (Notes 7, 8, 12)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
ADC CHA	RACTERISTICS				
DNL	Differential Non-Linearity		±0.25	±1.0	LSB (max)
FULL CH	ANNEL LINEARITY (Note 14)				
INL	Integral Non-Linearity Error (Note 11)		±0.9		LSB
DNL	Differential Non-Linearity		±0.40		LSB
STATIC C	FFSET DAC CHARACTERISTICS		•		
	Monotonicity			6	bits (min)
	Offset DAC LSB Size	PGA Gain = 1	5	3.4	LSB (min)
				6.4	LSB(max)
	Offset DAC Adjustment Range	PGA Gain = 1	±150	±140	LSB (min)
SYSTEM	CHARACTERISTICS (SEE SECTION 1.7.1, II	NTERNAL OFFSETS)			
С	Analog Channel Gain Constant	Includes Voltage Reference	502	468	LSB (min)
	(ADC Codes/V)	Variation, Gain Setting = 1		532	LSB (max)
V _{OS1}	Pre-Boost Analog Channel Offset Error,		4.4	-7.2	LSB (min)
	CCD Mode			+15.7	LSB (max)
V _{OS1}	Pre-Boost Analog Channel Offset Error,		4.5	-6.5	LSB (min)
	CIS Mode			+15.2	LSB (max)
V _{OS2}	Pre-PGA Analog Channel Offset Error		-10	-28	LSB (min)
				+5.3	LSB (max)
V _{OS3}	Post-PGA Analog Channel Offset Error		-11	-30.6	LSB (min)
				+7.3	LSB (max)

LM9820 Electrical Characteristics

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0V_{DC}$, $f_{MCLK} = 24$ MHz, $R_S = 25\Omega$. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. All LSB limits are in units of the LM9810's 12-bit ADC. (Notes 7, 8, 12)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
ADC CHA	ARACTERISTICS				•
	Resolution with No Missing Codes			12	bits (min)
INL	Integral Non-Linearity Error (Note 11)		±1.1	±4.0	LSB (max)
DNL	Differential Non-Linearity		±0.6	+1.75	LSB (max)
				-1.0	
FULL CH	ANNEL LINEARITY (Note 14)				
INL	Integral Non-Linearity Error (Note 11)		±3.4		LSB
DNL	Differential Non-Linearity		±0.65		LSB
STATIC (OFFSET DAC CHARACTERISTICS				
	Monotonicity			6	bits (min)
	Offset DAC LSB Size	PGA Gain = 1	20	14	LSB (min)
				26	LSB(max)
	Offset DAC Adjustment Range	PGA Gain = 1	±590	±575	LSB (min)
SYSTEM	CHARACTERISTICS (SEE SECTION 1.7.1	, INTERNAL OFFSETS)			
С	Analog Channel Gain Constant	Includes Voltage Reference	2008	1873	LSB (min)
	(ADC Codes/V)	Variation, Gain Setting = 1		2129	LSB (max)
V _{OS1}	Pre-Boost Analog Channel Offset Error,		17.6	-32.1	LSB (min)
	CCD Mode			+68.9	LSB (max)

LM9820 Electrical Characteristics (Continued)

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0V_{DC}$, $f_{MCLK} = 24$ MHz, $R_S = 25\Omega$. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25^{\circ}C$. All LSB limits are in units of the LM9810's 12-bit ADC. (Notes 7, 8, 12)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
SYSTEM	CHARACTERISTICS (SEE SECTION 1.7.1,	INTERNAL OFFSETS)			_
V _{OS1}	Pre-Boost Analog Channel Offset Error,		18	-22.2	LSB (min)
	CIS Mode			+57	LSB (max)
V _{OS2}	Pre-PGA Analog Channel Offset Error		-40	-94.3	LSB (min)
				+16.4	LSB (max)
V _{OS3}	Post-PGA Analog Channel Offset Error		-44	-121	LSB (min)
				+28	LSB (max)

DC and Logic Electrical Characteristics

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0V_{DC}$, $f_{MCLK} = 24$ MHz, $R_s = 25\Omega$. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
D0-D2, N	ICLK, NewLine, SampCLK DIGITAL	INPUT CHARACTERISTICS	•		•
V _{IN(1)}	Logical "1" Input Voltage	$V_{D} = 5.25V$		2.0	V (max)
V _{IN(0)}	Logical "0" Input Voltage	$V_D = 4.75V$		0.8	V (min)
I _{IN}	Input Leakage Current	$V_{IN} = V_{D}$	0.1		μA (max)
		V _{IN} = DGND	-0.1		μA (max)
C _{IN}	Input Capacitance		5		pF
D0-D5, D	IGITAL OUTPUT CHARACTERISTIC	CS			
V _{OUT(1)}	Logical "1" Output Voltage	$V_D = 4.75V, I_{OUT} = -360 \mu A$		2.4	V (min)
		$V_D = 4.75V, I_{OUT} = -10 \mu A$		4.4	V (min)
V _{OUT(0)}	Logical "0" Output Voltage	$V_D = 5.25V, I_{OUT} = 1.6 \text{ mA}$		0.4	V (max)
I _{OUT}	TRI-STATE® Output Current	V _{OUT} = DGND	0.1		μA
	(D0-D5 only)	$V_{OUT} = V_{D}$	-0.1		μA
POWER S	SUPPLY CHARACTERISTICS				
I _A	Analog Supply Current	Operating	45	57	mA (max)
		Standby with Input Clocks Stopped	0.8	0.9	mA (max)
		Standby with Input Clocks Running	3.0		mA
I _D	Digital Supply Current (Note 15)	Operating	220	320	μA (max)
		Standby with Input Clocks Stopped	110	200	μA (max)
		Standby with Input Clocks Running	220		μA

AC Electrical Characteristics

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0 V_{DC}$, $f_{MCLK} = 24$ MHz, $t_{MCLK} = 1/f_{MCLK}$, $t_r = t_f = 5$ ns, $R_s = 25\Omega$. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
f _{MCLK}	Maximum MCLK Frequency			24	MHz (min)
	MCLK Duty Cycle			40	pos
				60	-
t _{MCLK}	MCLK Period		41		ns (min)
t _{SCNL}	SampCLK Falling Edge before NewLine Falling Edge			3	t _{MCLK} (min)
t _{SampCLK}	SampCLK Period			4	t _{MCLK} (min)
t _{SampLo}	Low Time for SampCLK		50		ns (min)

AC Electrical Characteristics (Continued)

The following specifications apply for AGND = DGND = 0V, $V_A = V_D = +5.0 V_{DC}$, $f_{MCLK} = 24$ MHz, $t_{MCLK} = 1/f_{MCLK}$, $t_r = t_f = 5$ ns, $R_s = 25\Omega$. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25^{\circ}C$. (Notes 7, 8)

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 9)	(Note 10)	(Limits)
t _{SampHi}	High Time for SampCLK		50		ns (min)
t _{SampSU}	SampCLK Falling Edge before Rising Edge of MCLK			4	ns (min)
t _{DDO}	Falling Edge of MCLK before New Valid Data			40	ns (max)
t _{HDO}	Hold Time of Current Data from Falling edge of MCLK			15	ns (min)
f _{SCLK}	D2(SCLK) Serial Clock Period		1		t _{MCLK} (min)
t _{DSU}	Input Data Setup Time before D2(SCLK) Rising Edge			0	ns (min)
t _{DH}	Input Data Hold Time after D2(SCLK) Rising Edge			3	ns (min)
t _{SCLKLA}	D2(SCLK) Rising Edge after Bit B0 before D1(Latch) Rising Edge			3	ns (min)
t _{LASCLK}	D1(Latch) Rising Edge before next D2(SCLK) Rising Edge			3	ns (min)
t _{LA}	High Time for D1(Latch)			3	t _{MCLK} (min)
t _{LANL}	D1(Latch) Rising Edge before NewLine Falling Edge			3	t _{SampCLK} (min)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.


Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies $(V_{IN} < GND \text{ or } V_{IN} \text{ V}_A \text{ or } V_D)$, the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{Jmax} - T_A)/\theta_{JA}$. $T_{Jmax} = 150^{\circ}C$ for this device. The typical thermal resistance (θ_{JA}) of this part when board mounted is 84°C/W for the M20 SOIC package.

Note 5: Human body model, 100 pF capacitor discharged through a 1.5 k Ω resistor.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: Two diodes clamp the OS analog inputs to AGND and V_A as shown below. This input protection, in combination with the external clamp capacitor and the output impedance of the sensor, prevents damage to the LM9810/20 from transients during power-up.



Note 8: To guarantee accuracy, it is required that V_A and V_D be connected together to the same power supply with separate bypass capacitors at each supply pin.


Note 9: Typicals are at $T_J = T_A = 25$ °C, $f_{MCLK} = 24$ MHz, and represent most likely parametric norm.

Note 10: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral non-linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that best fits the actual transfer function of the ADC.

Note 12: V_{REF} is defined as the CCD OS voltage for the reference period following the reset feedthrough pulse. V_{WHITE} is defined as the peak CCD pixel output voltage for a white (full scale) image with respect to the reference level, V_{REF} . V_{RFT} is defined as the peak positive deviation above V_{REF} of the reset feedthrough pulse. The maximum correctable range of pixel-to-pixel V_{WHITE} variation is defined as the maximum variation in V_{WHITE} (due to PRNU, light source intensity variation, optics, etc.) that the LM9810/20 can correct for using its internal PGA.

AC Electrical Characteristics (Continued)



Note 13; \sqrt{P} GA Gain Exercise the maximum difference between the measured gain for any PGA code and the ideal gain calculated by using the formula $\frac{1}{1}$ Gain $\frac{1}{$

an offset register setting of 0 (000000b).

Note 15: The digital supply current (ID) does not include the load, data and switching frequency dependent current required to drive the digital output bus on pins (D5-D0). The current required to switch the digital data bus can be calculated from: $I_{SW} = 2 \times N_d \times P_{sw} \times C_L \times V_D / t_{SampCLK}$ where N_d is total number of data pins, P_{sw} is the probability of each data bit switching, C_L is the capacitive loading on each data pin, V_D is the digital supply voltage and $t_{SampCLK}$ is the period of the SampCLK signal. Since N_d is 6, P_{sw} should be .5 and V_D is nominally 5V, the switching current can usually be calculated from: $I_{SW} = 30 \times C_L / t_{SampCLK}$. For example, if the capacitive load on each digital output pin (D5-D0) is 20 pF and the period of t_{SampCLK} is 1/6 MHz or 167 ns, then the digital switching current would be 7.2 mA. The calculated digital switching current will be drawn through the V_D pin and should be considered as part of the total power budget for the LM9810/20.

Pin Descriptions

<u> </u>			
	Analog Power		
V _A	This is the positive supply pin for the analog supply. It should be connected to a voltage source of +5V and bypassed to the AGND with a 0.1 µF monolithic capacitor in parallel with a 10 µF tantalum capacitor.		
AGND	This is the ground return for the analog supply.		
	Analog I/O		
OS _R , OS _G , OS _B	Analog Inputs. These inputs (for Red, Green, and Blue) should be tied to the sensor's OS (Output Signal) through DC blocking capacitors.		
RefBypass	Internally generated reference voltage bypass pin. It should be bypassed to AGND through a .05 µF monolithic capacitor.		
V_{REF} , V_{REFMID} , V_{REF-}	Voltage reference bypass pins. They should each be bypassed to AGND through a .05 µF monolithic capacitor.		
	Input & Timing Control		
MCLK	Master Clock. The ADC conversion rate will be a maximum of 1/4 of MCLK. Nominally 24 MHz.		
SampCLK	Sample Clock. SampCLK controls the conversion rate of the ADC (up to 1/4 of the MCLK rate) and sample timing. The signal level is sampled while SampCLK is low and held on the rising edge of SampCLK. When CDS is enabled, the falling edge of SampCLK causes the CCD reference level to be held. If CDS is not enabled, V _{REF} , or V _{REF} _ is held on the falling edge of SampCLK, depending on the programmed signal polarity. SampCLK is also used with NewLine to clamp the external coupling capacitors.		

Pin Descriptions (Continued)

NewLine	start of allow and to config high a inputs or V _{RI} MCLK internated set in Samp When pixel of NewLi and D interfal	of active clampin of allow puration and Sam will be after N all mux ags will be so for the cold ler and NewLirconversi	pixels g of the program register repCLK i connec the firs lewLine and the e set to first co or mode Color M ne is low ion data gh, D e nd DO a program	on a note AC comming of the section	n NewLine is the OS either V _{REF} , edge of low, the land gain oppropriate the next line g in the legister. In ansmit the ADC. When RI-STATE a serial
		Digital P		·	
V _D	This is digital a volta	s the post supply. age sou ND with	sitive solutions in the state of the state o	ild be o	oin for the connected to d bypassed nolithic
DGND		s ground	d return	for the	e digital
		Digital	I/O		
D5-D0	is low, results D5-D0 output D1 an	Input/Ou the 10 of the D. When the drivers	utput pir -bit or 1 ADC an NewLin enter l	2-bit c re mult ne is h TRI-ST serial in	en NewLine onversion iplexed to igh, the ATE and D2, nterface for registers.
1.840040					
CM9810 Output Mode (NewLine Low)	IVICEN	(0, MCL	ik i, ivic	·LIXZ, IV	IIOLNO
D5	b9,	b9,	b3,	b3	
D4	b8,	b8,	b2,	b2	
D3	b7,	b7,	b1,	b1	
D2	b6,		b0,	b0	
D1	00,	b6,	ю,	20	
	b5,	b5,	0,	0	
D0					
D0 LM9820 Output Mode (NewLine Low)	b5, b4,	b5,	0,	0	ICLK3
LM9820 Output Mode (NewLine	b5, b4,	b5, b4,	0,	0	
LM9820 Output Mode (NewLine Low)	b5, b4, MCLK	b5, b4, (0, MCL	0, 0, K1, MC	0 0 LK2, N	
LM9820 Output Mode (NewLine Low)	b5, b4, MCLK	b5, b4, (0, MCL	0, 0, K1, MC	0 0 LK2, N b5	

Pin Descriptions (Continued)

D1	b7,	b7,	b1,	b1					
D0	b6,	b6,	b0,	b0					
Input Mode (NewLine High)									
D5-D3	Don't Care								
D2 (SCLK)	Serial Data Clock.								
D1 (Latch)	Latch and Shift Enable Signal. When D1(Latch) is low, data is shifted into D0(SDI). When D1(Latch) goes high, the last nine bits shifted into D0(SDI) will be used to program the addressed configuration register. To avoid erroneous writes to the configuration registers, D1(Latch) should be pulled low when NewLine is high.								
D0 (SDI)	Serial Input Data. Data is valid on D2(SCLK) rising edge. Three address bits followed by six data bits (MSB first) should be shifted into D0 before D1(Latch) goes high.								

Timing Diagrams




FIGURE 1. Pixel Conversion Timing and Latency




FIGURE 2. SampCLK and Output Data Timing (NewLine Low)






FIGURE 3. Timing for Programming the Configuration Registers




FIGURE 4. CCD Clamping Timing




FIGURE 5. CDS Timing

Timing Diagrams (Continued)

TABLE 1. Configuration Register Address Table

Address (Decimal)	Address (Binary)			Data Bits							
	A2	A1	A0	B5	B4	В3	В3	B2	B1		
0 0 0	0	0	Sampler and Color Mode								
0	0 0	U		CDS	Polarity	N/A	Mode2	Mode1	Mode0		
1	1 0 0	0	1	Red DAC Offset Setting							
I		U		Polarity	MSB				LSB		
	2 0 1	4	0	Green DAC Offset Setting							
2		1		Polarity	MSB				LSB		
3	0 1	1	Blue DAC Offset Setting								
3		1	1 1	Polarity	MSB				LSB		
4	4 1 0	0	0	Red Gain Setting							
4		0	0 0	х3	MSB				LSB		
5	1	0	1	Green Gain Setting							
5	5 1 0	0	1	х3	MSB				LSB		
	1	1	0	Blue Gain Setting							
0	6 1 1		х3	MSB				LSB			
7	7 1	1	1	Production Test and Power Down							
,		'	'	Test	Test	Test	Test	Test	PD		

TABLE 2. Configuration Register Parameters

Parameter (Address)		Control Bits Result						
Sampler and Color Mode (0)								
	B5							
CDS Enable	0	CDS Enabled						
(0)	1	Single Ended (CDS disabled)						
	B4							
Signal Polarity	0	Negative Polarity	/					
(0)	1	Positive Polarity						

Timing Diagrams (Continued)

TABLE 2. Configuration Register Parameters (Continued)

Parameter (Address)		Control Bits					Result	
(* 10.0 000)			Samp	ler and Col	or Mode (0))		
	B2	B1	В0					
				Line Rate Color - Mux, Gain & Offset change at the line rate:				
				*1st line: $Mux = OS_R$, $Gain & Offset = R$				
	0	0	0	2nd line: Mux = OS _G , Gain & Offset = G				
		U	U	3rd line: Mux = OS _B , Gain & Offset = B				
				repeat				
				*state of t	he first line a	after a write to	this register	
			1			Mux selects OS	${\sf S}_{\sf B}$ input. Gain & Offset change a	
	0	0		the pixel rate:				
						B, R, G, B,		
	0	1	0	RESERVED				
Color Mode	0	1	1	Monochrome Mux selects OS_R input. Gain & Offset = R				
(0)	1	0	0	Monochrome Mux selects OS_G input. Gain & Offset = G				
	1	0	1	Monochrome Mux selects OS _B input. Gain & Offset = B				
				Bayer - Mux selects OS _B input. Gain & Offset change at the pixe				
			1	*1st line: Gain & Offset = G,R,G,R,				
	1 1	1		2nd line: Gain & Offset = B,G,B,G,				
		1		repeat				
				*state of the first line after a write to this register				
				Green Stripe - Mux selects OS _B input. Gain & Offset change at the pixel rate:				
				*1st line: Gain & Offset = R,G,B,G,R,G,B,				
	1			2nd line: Gain & Offset = $R,G,B,G,R,G,B,$				
				repeat *state of the first line after a write to this register				
		Ded C	san and D				tnis register	
	DE	Rea, Gr	een and B	iue Offset	DAC Setting	g (1, 2 and 3)		
Offeet Belevity	B5				Dar	sitivo Offoot		
Offset Polarity	0	Positive Offset						
(1, 2 & 3) Offset Value	'			1	lveg	ative Offset	et = 5LSBs x Offset Value x PG	
(1, 2 & 3)		MSB) B3	B2	B1		Gain	et = SLODS X Offset value X PG	
(1, 2 & 0)	B4(MSB)				B0(LSB)		et = 20LSBs x Offset Value x P	

Timing Diagrams (Continued)

TABLE 2. Configuration Register Parameters (Continued)

Parameter (Address)			Con	Result						
(Address)		Red, Green and Blue Offset DAC Setting (1, 2 and 3)								
	B5	B4	B3	B2	B1	B0	Typical Offset (with	PGA Gain =1		
	(SIGN)	(MSB)				(LSB)	LM9810 LSBs	LM9820 LSBs		
	0	0	0	0	0	0	0.00	0.00		
	0	0	0	0	0	1	+5	+20		
	0	0	0	0	1	0	+10	+40		
Typical Offset										
Values	0	1	1	1	1	0	+150	+600		
(1, 2 & 3)	0	1	1	1	1	1	+155	+620		
	1	0	0	0	0	0	0	0		
	1	0	0	0	0	1	-5	-20		
	1	0	0	0	1	0	-10	-40		
	1	1	1	1	1	0	-150	-600		
	1	1	1	1	1	1	-155	-620		
		Red,	Green and	Blue Gain	s Settings	(4, 5 and 6)				
Boost Gain	B5									
Enable	0				Boos	t Gain = 1V/\	/			
(4, 5 and 6)	1				Boos	t Gain = 3V/\	3V/V			
PGA Gain Value	B4	В3	B2	B1	В0	PGA Gain	(V/V =.933 + 0.0667	x (PGA Gain		
(4, 5, and 6)						Value)				
Gain				Gain :	= Boost Gai	n x PGA Gair	1			
(4, 5 and 6)										
	B5	B4	B3	B2	B1	B0	Typical Gain			
	(x3)	(MSB)				(LSB)	(V/V)			
	0	0	0	0	0	0	0.93			
	0	0	0	0	0	1	1.00			
	0	0	0	0	1	0	1.13	3		
	0	1	1	1	0	1	2.87			
Гурісаl Gain Values	0	1	1	1	1	0	2.93			
(4, 5 and 6)	0	1	1	1	1	1	3.00			
	1	0	0	0	0	0	2.79			
	1	0	0	0	0	1	3.00			
	1	0	0	0	1	0	3.20)		
	1	1	1	1	0	1	8.60			
	1	1	1	1	1	0	8.80			
	1	1	1	1 1	1	1 1	9.00)		
	T		Productio	n Test and	Power Dov	vn (7)				
Production Test (7)	B5	B4 B3 B2 B1 Should all be set to zero for normal operation								
Power Down	В0					nol O=== '				
Enable	0	Normal Operation Power Down								
(7)	1				г	JWOI DOWII				

Applications Information

1.0 PROGRAMMING THE LM9810/20


1.1 Writing to the Configuration Register

When NewLine is high, D2, D1 & D0 act as a serial interface for writing to the configuration registers. D2 is the input serial clock (SCLK), D0 is the input data pin (SDI), and D1 is the latch and shift enable signal (Latch). When D1(Latch) is low, serial data is shifted into D0(SDI), and must be valid on each rising edge of D2(SDLK). Three register address bits followed by six data bits should be shifted into D0(SDI), MSB first. When D1(Latch) transitions from low to high, the last 6 data bits will be stored into the configuration register addressed by the previous 3 address bits (as shown in *Figure 3*). D1(Latch) must remain high for at least 3 cycles of the serial clock on D2(SCLK) to write to the configuration register.

1.2 CDS Mode

The LM9810/20 uses a high-performance CDS (Correlated Double Sampling) circuit to remove many sources of noise and error from the CCD signal. It also supports CIS image sensors with a single sampling mode.

Figure 6 shows the output stage of a typical CCD and the resulting output waveform:




Capacitor C1 converts the electrons coming from the CCD's shift register to an analog voltage. The source follower output stage (Q2) buffers this voltage before it leaves the CCD. Q1 resets the voltage across capacitor C1 between pixels at intervals 2 and 5. When Q1 is on, the output signal (OS) is at its most positive voltage. After Q1 turns off (period 3), the OS level represents the residual voltage across C1 ($V_{RESIDUAL}$). $V_{RESIDUAL}$ includes charge injection from Q1, thermal noise from the ON resistance of Q1, and other sources of error. When the shift register clock (Ø1) makes a low to high transition (period 4), the electrons from the next pixel flow into C1. The charge across C1 now contains the voltage proportional to the number of electrons plus V_{RESIDUAL}, an error term. If OS is sampled at the end of period 3 and that voltage is subtracted from the OS at the end of period 4,

the $V_{RESIDUAL}$ term is canceled and the noise on the signal is reduced ($-V_{RESIDUAL} = V_{SIGNAL}$). This is the principal of Correlated Double Sampling.

If the LM9810/20 is programmed for correlated double sampling (bit B5 of register 0 is cleared), then the falling edge of SampCLK should occur toward the end of period 3 and the rising edge of SampCLK should occur towards the end of period 4. While SampCLK is high, the reference level ($V_{\rm RESIDUAL}$) is sampled, and it is held at the falling edge of SampCLK. While SampCLK is low, the signal level ($V_{\rm SIGNAL} + V_{\rm RESIDUAL}$) is sampled and it is held at the rising edge of SampCLK. The output from the sampler is the potential difference between the two samples, or $V_{\rm SIGNAL}$.

1.3 CIS Mode

The LM9810/20 supports CIS (Contact Image Sensor) devices by offering a sampling mode for capturing positive going signals, as opposed to the CCD's negative going signal. The output signal of a CIS sensor (*Figure 7*) differs from a CCD signal in two primary ways: its output increases with increasing signal strength, and it does not usually have a reference level as an integral part of the output waveform of every pixel.



When the LM9810/20 is in CIS mode (Register 0, B5 = 1), it uses either $V_{\rm REF+}$ or $V_{\rm REF-}$ depending on the signal polarity setting (B4 of the Sampling and Color Mode register) as the reference (or black) voltage for each pixel. If the signal polarity is set to one, then $V_{\rm REF-}$ will be held on the falling edge of SampCLK and the OS signal will be held on the rising edge of SampCLK. If it is set to zero, then $V_{\rm REF+}$ will be held on the falling edge of SampCLK and the OS signal will be held on the rising edge of SampCLK and the OS signal will be held on the rising edge of SampCLK. The rising edge of SampCLK should occur near the end of period 4, and at least 50 ns after the falling edge of SampCLK.

1.4 Multiplexer/Channel Switching

The offset and gain settings automatically switch after each ADC conversion according to the color mode setting in the Sampler and Color Mode register (register 0). For example, if the color mode (bits B2, B1 and B0) is set to 001, the offset and gain will alternately switch between the R, G and B settings after each conversion. The input multiplexer never changes during a line, but if the color mode is set to Line Rate Color (000), the mux will automatically switch after each new line.

The offset and gain settings will always start with the first channel of the programmed mode after a falling edge of

NewLine. For example, the R offset and gain settings will be used for the first conversion following a falling edge on NewLine if the color mode is set to Single Input Color (001).

For the Single Input Color, Bayer and Green Stripe modes, the mux will always connect the OS_B input to the sampler. The offset and gain settings will alternate values every pixel according to the order indicated by the Sampler and Color Mode register (see *Table 2*). The first falling edge of NewLine following a write to the Sampler and Color Mode register will ready the offset and gain to cycle through the colors of the first line of the programmed color mode. Each subsequent falling edge of NewLine will switch the offset and gain settings to the first color of the next line. The LM9810/20's unused OS inputs should not be left unconnected. All three OS inputs should be tied together on the LM9810/20 side of the clamp capacitor (see *Figure 8*).




FIGURE 8. OS Connections for Signal Output Sensors

For the Line Rate Color mode, the mux will cycle through the OS_R , OS_G and OS_B inputs after each falling edge of NewLine. The R, G and B offset and gain settings will be used when the mux is set to OS_R , OS_G and OS_B input, respectively. OS_R and the R offset and gain settings will always be used on the first line following a write register 0.

1.5 Data Latency

The latency through the LM9810/20 is a 8 SampCLK periods plus one MCLK period. The data output on D5 - D0 (MSBs b11 - b6 or b9 - b4) represents data whose reference signal was sampled 8 $t_{SampCLK}$ + t_{MCLK} + t_{SampSU} earlier (See Figure 1).

1.6 Programmable Gain

The output of the Sampler drives the input of the x3 Boost gain stage. The gain of the x3 Boost gain is 3 V/V if bit B5 of the current color's gain register (registers 4, 5 and 6) is set, or 1 V/V if bit B5 is cleared. The output of the x3 gain stage is the input to the offset DAC and the output of the offset DAC is the input to the PGA (Programmable Gain Amplifier). The PGA provides 5 bits of gain correction over a 0.93 V/V to 3 V/V (-0.6 to 9.5 dB) range. The x3 Boost gain stage and the PGA can be combined for an overall gain range of 0.93 V/V to 9.0 V/V (-0.6 to 19 dB). The gain setting for each color (registers 4, 5 and 6) should be set during calibration to bring the maximum amplitude of the strongest pixel to a level just below the desired maximum output from the ADC. The PGA gain is determined by the following equation:

PGA Gain
$$\left(\frac{V}{V}\right)$$
 = 0.933 + .0667 (value in bits B4-B0) (1)

If the x3 Boost gain is enable then the overall signal gain will be three times the PGA gain.

1.7 Offset DAC

The Offset DAC removes the DC offsets generated by the sensor and the LM9810/20's analog signal chain (see section 1.7.1, Internal Offsets). The DAC value for each color (registers 1, 2 and 3) should be set during calibration to the lowest value that still results in an ADC output code greater than zero for all the pixels when scanning a black line. With a PGA gain of 1 V/V, each LSB of the offset DAC typically adds the equivalent of 5 LM9810 LSBs or 20 LM9820 LSBs, providing a total offset adjustment range of ±150 LM9810 LSBs or ±590 LM9820 LSBs. The Offset DAC's output voltage is given by:

$$V_{DAC} = 9.75 \text{ mV x (value in B4 - B0)}$$
 (2)

In terms of output codes, the offset is given by:

The offset is positive if bit B5 is cleared and negative if B5 is set. Since the analog offset is added before the PGA gain, the value of the PGA gain must be considered when selecting the offset DAC values.

1.7.1 Internal Offsets

Figure 9 is a model of the LM9810/20's internal offsets. Equation (5) shows how to calculate the expected output code given the input voltage (V_{IN}), the LM9810/20 internal offsets (V_{OS1} , V_{OS2} , V_{OS3}), the programmed offset DAC voltage (V_{DAC}), the programmed gains (G_B , G_{PGA}) and the analog channel gain constant C.

C is a constant that combines the gain error through the AFE, reference voltage variance, and analog voltage to digital code conversion into one constant. Ideally, C = 2048 codes/V (4096 codes/2V) for the LM9820 and 512 codes/V (1024 codes/2V) for the LM9810. Manufacturing tolerances widen the range of C (see Electrical Specifications).




FIGURE 9. Internal Offset Mode

$$D_{OUT} = (((V_{IN} + (V_{OS1})G_B + V_{DAC} + V_{OS2})G_{PGA} + V_{OS1})C$$
(5)

Equation (6) is a simplification of the output code calculation, neglecting the LM9810/20's internal offsets.

$$D_{OUT} = (V_{IN}G_B + (V_{DAC})G_{PGA}C$$
 (6)

1.8 Power Down Mode

Setting the Power Down (bit B0 of register 7) puts the device in a low power standby mode. The analog sections are turned off to conserve power. The digital logic will continue to operate if MCLK continues, so for minimum power dissipation MCLK should be stopped when the

LM9810/20 enters the Power Down mode. Recovery from Power Down typically takes 50 µs (the time required for the reference voltages to settle to 0.5 LSB accuracy).

2.0 CLAMPING

To perform a DC restore across the AC coupling capacitors at the beginning of every line, the LM9810/20 implements a clamping function. When NewLine is high and SampCLK is low, all three OS inputs will be connected to either V_{REF+} or V_{REF-}, depending on B4 of the Sampling and Color Mode register. If B4 is set to one (positive signal polarity), then the OS inputs will be connected to V_{REF}. If B4 is set to zero (negative signal polarity), then they will be connected to V_{RFF+}.

2.1 Clamp Capacitor Selection

This section explains how to select appropriate clamp capacitor values.




FIGURE 10. OS Clamp Capacitor and Internal Clamp

The output signal of many sensors rides on a DC offset (greater than 5V for many CCDs) which is incompatible with the LM9810/20's 5V operation. To eliminate this offset without resorting to additional higher voltage components, the output of the sensor is AC coupled to the LM9810/20 through a DC blocking capacitor, C_{CLAMP} . The sensor's DOS output, if available, is not used. The value of this capacitor is determined by the leakage current of the LM9810/20's OS input and the output impedance of the sensor. The leakage through the OS input determines how quickly the capacitor value will drift from the clamp value of V_{REF+} or V_{REF-} , which then determines how many pixels can be processed before the droop causes errors in the conversion (±0.1V is the recommended limit for CDS operation). The output impedance of the sensor determines how quickly the capacitor can be charged to the clamp value during the black reference period at the beginning of every line.

The minimum clamp capacitor value is determined by the maximum droop the LM9810/20 can tolerate while converting one sensor line. The minimum clamp capacitor value is much smaller for CDS mode applications than it is for CIS mode applications. The LM9810/20 input leakage current is considerably less when the LM9810/20 is operating in CDS mode. In CDS mode, the LM9810/20 leakage current should be no more than 20 nA. With CDS disabled, which will likely be the case when CIS sensors are used, the LM9810/20 leakage current can be as high as 25 µA at the maximum conversion rate.

2.1.1 CDS Mode Minimum Clamp Capacitor Calculation

The following figure takes the maximum leakage current into the OS input, the maximum allowable droop, the number of pixels on the sensor, and the pixel conversion rate, f_{SampCLK}, and provides the minimum clamp capacitor

$$C_{CLAMP\ MIN} = \frac{i}{dV} dt$$

$$= \frac{leakage\ current\ (A)}{max\ droop(V)} \frac{number\ of\ pixels}{f_{SampCLK}}$$
(7)

For example, if the OS input leakage current is 20 nA worst-case, the sensor has 2700 active pixels, the conversion rate is 2 MHz ($t_{SampCLK} = 500 \text{ ns}$), and the max droop desired is 0.1V, the minimum clamp capacitor value

$$C_{CLAMP\ MIN} = \frac{20 \text{ nA}}{0.1 \text{ V}} \frac{2700}{2 \text{ MHz}}$$

= 270 pF (8)

2.1.2 CIS Mode Minimum Clamp Capacitor Calculation

If CDS is disabled, then the maximum LM9810/20 OS input leakage current can be calculated from:

$$I_{LEAKAGE} = V_{SAT} f_{SampCLK} C_{SAMP}$$
 (9)

 $I_{LEAKAGE} = V_{SAT} f_{SampCLK} C_{SAMP} \eqno(9)$ where V_{SAT} is the peak pixel signal swing of the CIS OS output and C_{SAMP} is the capacitance of the LM9810/20's internal sampling capacitor (2 pF). Inserting this into Equation (7) results in:

$$C_{CLAMP\ MIN} = \frac{i}{dV} dt$$

$$= \frac{V_{SAT}}{t_{SampCLK}} C_{SAMP} \frac{t_{SampCLK}}{max\ droop(V)} num\ pixels \tag{10}$$

with C_{SAMP} equal to 2 pF and V_{SAT} equal to 2V (the LM19810/20's maximum input signal), then Equation (10)

$$C_{CLAMP\ MIN} = \frac{4p(F)(V)}{\max\ droop(V)} \text{ num\ pixels}$$
 (11)

In CIS mode (CDS disabled), the max droop limit must be much more carefully chosen, since any change in the clamp capacitor's DC value will affect the LM9810/20's conversion results. If a droop of one 10-bit LSB across a line is considered acceptable, then the allowed droop voltage is calculated as 2V/1024, or approximately 2 mV. If there are 2700 active pixels on a line then:

$$C_{CLAMP\ MIN} = \frac{4p(F)(V)}{2 \, mV} 2700$$

= 5.4 μ F (12)

2.1.3 Maximum Clamp Capacitor Calculation

The maximum size of the clamp capacitor is determined by the amount of time available to charge it to the desired value during the optical black portion of the sensor output. The internal clamp is on when NewLine is high and Samp-CLK is low. If the applied SampCLK is low for half its cycle, then the available charge time per line can be calculated using:

$$t_{CLAMP} = \frac{Number of optical black pixels}{2f_{SampCLK}}$$
 (13)

For example, if a sensor has 18 black reference pixels and f_{SampCLK} is 2 MHz with a 50% duty cycle, then t_{CLAMP} is 4.5 $\mu s.$

The following figure takes the number of optical black pixels, the amount of time (per pixel) that the clamp is closed, the sensor's output impedance, and the desired accuracy of the final clamp voltage and provides the maximum clamp capacitor value that allows the clamp capacitor to settle to the desired accuracy within a single line:

$$C_{CLAMP\ MAX} = \frac{t}{R} \frac{1}{\ln(accuracy)}$$

$$= \frac{t_{CLAMP}}{R_{CLAMP}} \frac{1}{\ln(accuracy)}$$
(14)

Where t_{CLAMP} is the amount of time (per line) that the clamp is on, R_{CLAMP} is the output impedance of the CCD plus 50Ω for the LM9810/20's internal clamp switch, and accuracy is the ratio of the worst-case initial capacitor voltage to the desired final capacitor voltage. If t_{CLAMP} is 4.5 µs, the output impedance of the sensor is 1500Ω , the worst case voltage change required across the capacitor (before the first line) is 5V, and the desired accuracy after clamping is to within 0.1V (accuracy = 5/0.1 = 50), then:

$$C_{CLAMP\ MAX} = \frac{4.5 \ \mu s}{1550 \Omega} \frac{1}{\ln(50)}$$

= 728 pF (15)

The final value for $\rm C_{CLAMP}$ should be less than or equal to $\rm C_{CLAMP\ MAX},$ but no less than $\rm C_{CLAMP\ MIN}.$

In some cases, depending primarily on the choice of sensor, $C_{\text{CLAMP MAX}}$ may actually be *less* than $C_{\text{CLAMP MIN}}$, meaning that the capacitor can not be charged to its final voltage during the black pixels at the beginning of a line and hold its voltage without drooping for the duration of that line. This is usually not a problem because in most applications the sensor is clocked continuously as soon as power is applied. In this case, a larger capacitor can be used (guaranteeing that the $C_{\text{CLAMP MIN}}$ requirement is met), and the final clamp voltage is forced across the capacitor over multiple lines. This equation calculates how many lines are required before the capacitor settles to the desired accuracy:

$$lines = \left(R_{CLAMP} \frac{C_{CLAMP}}{t_{CLAMP}}\right) ln\left(\frac{lnitial\ Error\ Voltage}{Final\ Error\ Voltage}\right)$$
(16)

Using the values shown before and a clamp capacitor value of 0.01 μF , this works out to be:

lines =
$$\left(1550 \frac{0.01 \,\mu\text{F}}{4.5 \,\mu\text{s}}\right) \ln\left(\frac{5\text{V}}{0.1\text{V}}\right) = 13.5 \text{ lines}$$
 (17)

In this example, a 0.01 μ F capacitor takes 14 lines after power-up to charge to its final value. On subsequent lines, the only error will be the droop across a single line which should be significantly less than the initial error. If the LM9810/20 is operating in CDS mode and multiple lines are used to charge up the clamping capacitors

after power-up, then a clamp capacitor value of 0.01 μ F should be significantly greater than the calculated $C_{CLAMP\ MIN}$ value and can virtually always be used.

If the LM9810/20 is operating in CIS mode, then significantly larger clamp capacitors must be used. Fortunately, the output impedance of most CIS sensors is significantly smaller than the output impedance of CCD sensors, and R_{CLAMP} will be dominated by the 50Ω from the LM9810/20's internal clamp switch. With a smaller R_{CLAMP} value, the clamp capacitors will charge faster.

3.0 PERFORMANCE CONSIDERATIONS

3.1 Power Supply

The LM9810/20 should be powered by a single +5V source. The analog supplies (V_A) and the digital supply (V_D) are brought out individually to allow separate bypassing for each supply input. They should *not* be powered by two or more different supplies.

In systems with separate analog and digital +5V supplies, all the supply pins of the LM9810/20 should be powered by the analog +5V supply. Each supply input should be bypassed to its respective ground with a 0.1 μF capacitor located as close as possible to the supply input pin. A single 10 μF tantalum capacitor should be placed near the V_A supply pin to provide low frequency bypassing.

To minimize noise, keep the LM9810/20 and all analog components as far as possible from noise generators, such as switching power supplies and high frequency digital busses. If possible, isolate all the analog components and signals (OS, reference inputs and outputs, V_A , AGND) on an analog ground plane, separate from the digital ground plane. The two ground planes should be tied together at a single point, preferably the point where the power supply enters the PCB.

3.2 SampCLK Timing

SampCLK is used to time the stages of the LM9810/20's sampler, offset DAC and programmable gain amplifier. To allow for optimum input signal sampling times, SampCLK may be applied asynchronously to MCLK. The LM9810/20's ADC is synchronized with the AFE (including the sampler, the offset DAC and the PGA) by MCLK.

The LM9810/20's internal ADC clock is created through a combination of the applied SampCLK and MCLK signals. MCLK is used to synchronize the applied SampCLK signal. The internal ADC clock will go low after the falling edge of SampCLK is clocked by a rising of MCLK. The ADC clock will stay low for two MCLK cycles and then go high. It will stay high until the next falling edge of SampCLK is clocked by MCLK. *Figure 11* illustrates this SampCLK, MCLK, and ADC clock timing relationship.




FIGURE 11. LM9810/20 Relative Event Timing

The LM9810/20 is a densely designed, mixed-signal, monolithic semiconductor. In creating the timing for the LM9810/20, it must be considered that internal events,


such as ADC sampling, and output data bus switching can potentially affect coincident events such as input signal sampling or offset DAC settling. One event can interfere with another by coupling noise on shared resources such as the supply lines, internal voltage references, or the silicon substrate.


To optimize the performance of the LM9810/20, Samp-CLK should be timed so that the input signal hold times do not coincide with output data switching and ADC clock transitions. In other words, the rising and falling edges of SampCLK should not be placed close to ADC clock edges


or to output data transitions. SampCLK edges should be at least 20 ns away from ADC clock edges to avoid interference between the ADC and the sampler. Samp-CLK edges should also be placed at least 40 ns after output data transition times to avoid transition noise coupling.

Figure 11 is an example of SampCLK timing that will meet these requirements at the maximum MCLK frequency of 24 MHz. In Figure 11, SampCLK transitions occur on MCLK falling edges which will keep them more than 20 ns away from ADC transitions, and 40 ns after output data transitions.

Physical Dimensions inches (millimeters) unless otherwise noted







20-Pin (.300" Wide) Molded Small Outline Package

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.