

LP3997

Micropower 250mA CMOS LDO Regulator with Error Flag / Power-On-Reset

General Description

The LP3997 regulator is designed to meet the requirements of portable, battery-powered systems, providing accurate output voltage, low noise, and low quiescent current. The LP3997 provides 3.3V output at up to 250mA load current. When switched in shutdown mode, the power consumption is virtually zero.

The LP3997 is designed to be stable with space saving ceramic capacitors as small as 1 μ F.

The LP3997 also includes an out-of-regulation error flag. When the output is more than 5% below its nominal voltage, the error flag sets to low. If a capacitor is connected to device's delay pin, a delayed power-on reset signal will be generated.

Features

- Low, 140mV, Dropout at 250mA Load.
- Stable with Ceramic Capacitor.
- Low Noise, with Bypass Capacitor.

- Less than 70 μ A Typical I_Q at 250mA.
- Virtually Zero I_Q (Disabled).
- Thermal and Short Circuit Protection.
- 3.3V Output.
- For other voltage options, please contact your local NSC sales office.

Package


8 Lead MSOP

For other package options contact your NSC sales office.

Applications


- Portable Consumer Electronics
- Cellular Handsets
- Laptop and Palm Computers
- PDA's
- Digital Cameras

Typical Application Circuit



20092901

Functional Block Diagram




20092908

Pin Descriptions

Pin #	Name	Description
1	CNOISE	Noise bypass pin. For low noise applications a 0.1μF or larger ceramic capacitor should be connected from this pin to ground
2	DELAY	A capacitor connected from this pin to ground will allow a delayed power-on-reset signal at the ERROR (pin 7) output.
3	GND	Ground pin. Local ground for C _{NOISE} and C _{OUT} .
4	V _{IN}	Input supply pin. Bypass this with a 1μF capacitor.
5	V _{OUT}	Output voltage, Connect C _{OUT} between this pin and ground.
6	SENSE	Connect this pin to V _{OUT} (pin 5).
7	ERROR	This open drain output is an error flag output which goes low when V _{OUT} drops 5% below its nominal voltage. This pin also provides a power-on-reset signal if a capacitor is connected to the DELAY pin.
8	SD	Shutdown. Disables the regulator when less than 0.4V is applied. Enables the regulator when greater than 0.9V. The Shutdown pin is pulled down internally by a 6MΩ resistor.

Connection Diagram



20092904

Ordering Information

For MSOP Package

Please contact Sales Office for Availability

Output Voltage (V)	Grade	LP3997 Supplied as 1000 Units, Tape and Reel	LP3997 Supplied as 3500 Units, Tape and Reel	Package Marking
3.3	STD	LP3997MM-3.3	LP3997MMX-3.3	

Absolute Maximum Ratings

(Notes 2, 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage	-0.3 to 6.5V
Output Voltage	-0.3 to ($V_{IN} + 0.3V$) to 6.5V (max)
\overline{SD} Input Voltage	-0.3 to ($V_{IN} + 0.3V$) to 6.5V (max)
Junction Temperature	150°C
Lead/Pad Temp.	
MSOP	260°C
Storage Temperature	-65 to 150°C
Continuous Power Dissipation Internally Limited (Note 3)	

ESD (Note 4)

Human Body Model

2KV

Machine Model

200V

Operating Ratings

(Note 1)

Input Voltage	2V to 6V
Shutdown Input Voltage	0 to ($V_{IN} + 0.3V$) to 6.5V (max)
Junction Temperature	-40°C to 125°C
Ambient Temperature T_A Range	-40°C to 85°C

(Note 5)

Thermal Properties

(Note 1)

Junction To Ambient Thermal Resistance (Note 6)	
θ_{JA} (MSOP)	210°C/W

Electrical Characteristics

Unless otherwise noted, $\overline{V_{SD}} = 950mV$, $V_{IN} = V_{OUT} + 1.0V$, $C_{IN} = 2.2 \mu F$, $I_{OUT} = 1 mA$, $C_{OUT} = 2.2 \mu F$ and $C_{NOISE} = 0.1 \mu F$. Typical values and limits appearing in normal type apply for $T_J = 27^\circ C$. Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to +125°C. (Note 11)

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
V_{IN}	Input Voltage			2	6	V
ΔV_{OUT}	Output Voltage Tolerance	Over full line and load regulation.		-3	+3	%
	Line Regulation Error	$V_{IN} = (V_{OUT(NOM)} + 1.0V)$ to 6.0V, $I_{OUT} = 1mA$	0.05			%/V
	Load Regulation Error	$I_{OUT} = 1mA$ to 250mA	20			$\mu V/mA$
I_{LOAD}	Load Current	(Notes 7, 8)		0		μA
I_Q	Quiescent Current	$\overline{V_{SD}} = 950mV$, $I_{OUT} = 0mA$	45			μA
		$\overline{V_{SD}} = 950mV$, $I_{OUT} = 250mA$	65			
		$\overline{V_{SD}} = 0.4V$	0.002			
I_{SC}	Short Circuit Current Limit	(Note 9)	650		1000	mA
I_{OUT}	Maximum Output Current			250		mA
PSRR	Power Supply Rejection Ratio	$f = 1kHz$, $I_{OUT} = 1mA$ to 150mA	64			dB
		$f = 10kHz$, $I_{OUT} = 150mA$	39			
e_N	Output noise Voltage (Note 8)	BW = 10Hz to 100kHz, $V_{IN} = V_{OUT_{nom}} + 1V$	180			μV_{RMS}
		w/o C_{NOISE} $C_{NOISE} = 0.1\mu F$	100			
$T_{SHUTDOWN}$	Thermal Shutdown	Temperature	160			°C
		Hysteresis	20			

Enable Control Characteristics

$\overline{I_{SD}}$	Maximum Input Current at $\overline{V_{SD}}$ Input	$\overline{V_{SD}} = 0.0V$	0.001		0.1	μA
		$\overline{V_{SD}} = 6V$ (Note 10)	1		2	
V_{IL}	Low Input Threshold	$V_{IN} = 2V$ to 6V			0.4	V
V_{IH}	High Input Threshold	$V_{IN} = 2V$ to 6V		0.95		V

Error Flag Characteristics

V_{TH}	Power Good Trip Threshold	V_{IN} Rising	95	95	97	% V_{OUT}
----------	---------------------------	-----------------	-----------	-----------	-----------	-------------

Electrical Characteristics (Continued)

Unless otherwise noted, $V_{SD} = 950\text{mV}$, $V_{IN} = V_{OUT} + 1.0\text{V}$, $C_{IN} = 2.2\text{ }\mu\text{F}$, $I_{OUT} = 1\text{ mA}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$ and $C_{NOISE} = 0.1\text{ }\mu\text{F}$. Typical values and limits appearing in normal type apply for $T_J = 27^\circ\text{C}$. Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to $+125^\circ\text{C}$. (Note 11)

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
V_{HYST}	Hysteresis	V_{IN} Rising or Falling		2		$\%V_{OUT}$
V_{OL}	ErrorOutput low Voltage	$I_{SINK} = 2\text{mA}$			0.4	V
I_{OFF}	Error Output High Leakage	$ERROR = V_{OUT(NOM)}$			2	μA
I_{DELAY}	Delay Pin Current Source	$V_{OUT} > 95\% V_{OUT(NOM)}$	2.2			μA
Timing Characteristics						
t_{ON}	Turn On Time (Note 8)	To 95% Level	w/o C_{NOISE}	150	250	μs
			$C_{NOISE} = 0.1\text{ }\mu\text{F}$	2		ms
Transient Response	Line Transient Response $ \delta V_{OUT} $	$T_{rise} = T_{fall} = 30\text{ }\mu\text{s}$ (Note 8) $\delta V_{IN} = 600\text{mV}$	8		TBA	mV (pk - pk)
	Load Transient Response $ \delta V_{OUT} $	$T_{rise} = T_{fall} = 1\text{ }\mu\text{s}$ (Note 8) $I_{OUT} = 1\text{mA to }150\text{mA}$	70		80	mV

Note 1: Absolute Maximum Ratings are limits beyond which damage can occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All Voltages are with respect to the potential at the GND pin.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage.

Note 4: The human body model is 100pF discharged through a 1.5k Ω resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

Note 5: The maximum ambient temperature ($T_{A(max)}$) is dependant on the maximum operating junction temperature ($T_{J(max-op)} = 125^\circ\text{C}$), the maximum power dissipation of the device in the application ($P_{D(max)}$), and the junction to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A(max)} = T_{J(max-op)} - (\theta_{JA} \times P_{D(max)})$.

Note 6: Junction to ambient thermal resistance is dependant on the application and board layout. In applications where high maximum power dissipation is possible, special care must be paid to thermal dissipation issues in board design.

Note 7: The device maintains the regulated output voltage without the load.

Note 8: This electrical specification is guaranteed by design.

Note 9: Short circuit current is measured on the input supply line at the point when the short circuit condition reduces the output voltage to 5% of its nominal value.

Note 10: Enable Pin has 6M Ω typical, resistor connected to GND.

Note 11: All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production at $T_J = 25^\circ\text{C}$ or correlated using Statistical Quality Control methods. Operation over the temperature specification is guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.


Output Capacitor, Recommended Specifications

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
C_o	Output Capacitor	Capacitance(Note 12)	1.0	0.7		μF
		ESR		5	500	m Ω

Note 12: The capacitor tolerance should be 30% or better over temperature. The full operating conditions for the application should be considered when selecting a suitable capacitor to ensure that the minimum value of capacitance is always met. Recommended capacitor type is X7R. However, dependent on application, X5R, Y5V, and Z5U can also be used. (See capacitor characteristics section in Application Hints)


Typical Performance Characteristics. Unless otherwise noted, $\overline{V_{SD}} = 950\text{mV}$, $V_{IN} = V_{OUT} + 1.0\text{V}$, $C_{IN} = 2.2\text{ }\mu\text{F}$, $I_{OUT} = 1\text{ mA}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$ and $C_{NOISE} = 0.1\text{ }\mu\text{F}$. Typical values and limits appearing in normal type apply for $T_J = 27^\circ\text{C}$. Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to $+125^\circ\text{C}$.

Output Voltage Change vs Temperature




20092910

Ground Current vs Load Current




20092911

Ground Current vs V_{IN} , $I_{LOAD} = 0\text{ mA}$




20092930

Ground Current vs V_{IN} , $I_{LOAD} = 1\text{ mA}$




20092931

Ground Current vs V_{IN} , $I_{LOAD} = 250\text{ mA}$




20092932

Dropout Voltage vs Load Current




20092916


Typical Performance Characteristics. Unless otherwise noted, $V_{SD} = 950\text{mV}$, $V_{IN} = V_{OUT} + 1.0\text{V}$, $C_{IN} = 2.2\text{ }\mu\text{F}$, $I_{OUT} = 1\text{ mA}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$ and $C_{NOISE} = 0.1\text{ }\mu\text{F}$. Typical values and limits appearing in normal type apply for $T_J = 27^\circ\text{C}$. Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to $+125^\circ\text{C}$. (Continued)




20092918




20092919




20092921



20092923




20092929



20092926


Typical Performance Characteristics. Unless otherwise noted, $\overline{V_{SD}} = 950\text{mV}$, $V_{IN} = V_{OUT} + 1.0\text{V}$, $C_{IN} = 2.2\text{ }\mu\text{F}$, $I_{OUT} = 1\text{ mA}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$ and $C_{NOISE} = 0.1\text{ }\mu\text{F}$. Typical values and limits appearing in normal type apply for $T_J = 27^\circ\text{C}$. Limits appearing in **boldface** type apply over the full temperature range for operation, -40 to $+125^\circ\text{C}$. (Continued)

Power Supply Rejection Ratio




20092925

Noise Spectrum




20092924

Turn-On Sequence



20092927

Turn-Off Sequence



20092928

Applications Information

External Capacitors

In common with most regulators, the LP3997 requires external capacitors for regulator stability. The LP3990 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

V_{IN}

An input capacitor is required for stability. It is recommended that a minimum of 1.0 μ F capacitor is connected between the LP3997 input pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain \approx 1.0 μ F over the entire operating temperature range.

V_{OUT}

V_{OUT} is the output voltage of the regulator. Connect capacitor (minimum 1.0 μ F) to ground from this pin. To ensure stability the capacitor must meet the minimum value for capacitance and have an ESR in the range 5m Ω to 500m Ω . Ceramic X7R types are recommended.

SENSE or ADJUST

SENSE is used to sense the output voltage. Connect sense to V_{OUT} for fixed voltage version.

SHUTDOWN

\overline{SD} controls the turning on and off of the LP3997. V_{OUT} is guaranteed to be on when the voltage on the \overline{SD} pin is greater than 0.95V. V_{OUT} is guaranteed to be off when the voltage on the \overline{SD} pin is less than 0.4V.

ERROR

ERROR is an open drain output which is set low when V_{OUT} is more than 5% below its nominal value. An external pull up resistor is required on this pin. When a capacitor is connected from DELAY to GROUND, the error signal is delayed (see DELAY section). This delayed error signal can be used as the power-on reset signal for the application system. The ERROR pin is disconnected when not used.

DELAY

A capacitor from DELAY to GROUND sets the time delay for ERROR changing from low to high state. The delay time is set by the following formula.

$$t_{DELAY} = \frac{V_{TH(DELAY)} \times C_{DELAY}}{I_{DELAY}}$$

20092905

$V_{TH(DELAY)}$ is nominally 1.2V.

The DELAY pin should be open circuit if not used.

C_{NOISE}

For low noise application, connect a high frequency ceramic capacitor from C_{NOISE} to ground, A 0.01 μ F to 0.1 μ F X5R or X7R is recommended. This capacitor is connected directly to high impedance node in the band gap reference circuit. Any significant loading on this node will cause a change in the regulated output voltage. For this reason, DC leakage current from this pin must be kept as low as possible for best output voltage accuracy.


CAPACITOR CHARACTERISTICS

The LP3997 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1 μ F to 4.7 μ F range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1 μ F ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability by the LP3985.

For both input and output capacitors careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly dependant on the conditions of operation and capacitor type.

In particular the output capacitor selection should take account of all the capacitor parameters to ensure that the specification is met within the application. Capacitance value can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size with smaller sizes giving poorer performance figures in general. As an example *Figure 1* shows a typical graph showing a comparison of capacitor case sizes in a Capacitance vs. DC Bias plot. As shown in the graph, as a result of the DC Bias condition the capacitance value may drop below the minimum capacitance value given in the recommended capacitor table (0.7 μ F in this case). Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions as some capacitor sizes (e.g. 0402) may not be suitable in the actual application.

Applications Information (Continued)



20092940

FIGURE 1. Graph Showing a Typical Variation in Capacitance vs DC Bias


The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a tem-

perature range of -55°C to $+125^{\circ}\text{C}$, will only vary the capacitance to within $\pm 15\%$. The capacitor type X5R has a similar tolerance over a reduced temperature range of -55°C to $+85^{\circ}\text{C}$. Most large value ceramic capacitors, larger than $1\mu\text{F}$ are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature goes from 25°C to 85°C . Therefore X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below 25°C .

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the $1\mu\text{F}$ to $4.7\mu\text{F}$ range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C , so some guard band must be allowed.

Physical Dimensions inches (millimeters) unless otherwise noted



MUA08A (Rev E)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560