

# MC100EP16VS

## 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing

The MC100EP16VS is a differential receiver with variable output amplitude. The device is functionally equivalent to the 100EP16 with an input pin that controls the amplitude of the outputs.

The VCTRL input pin controls the output amplitude of the EP16VS and is referenced to VCC. (See Figure 5.) The operational range of the VCTRL input is from  $\leq V_{BB}$  (max output amplitude) to VCC (min output amplitude). (See Figure 4.) A variable resistor between the VCC and VBB pins, with the wiper driving VCTRL, can control the output amplitude. Typical application circuits and a VCTRL Voltage vs. Output Amplitude graph are described in this data sheet. When left open, the VCTRL pin will be internally pulled down to VEE and operate as a standard EP16, with 100% output amplitude.

The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open.


- 220 ps Propagation Delay
- Maximum Frequency > 4 GHz Typical (See Graph)
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V
- NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -5.5 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at VEE



ON Semiconductor™

<http://onsemi.com>

### MARKING DIAGRAMS\*



K = MC100  
 A = Assembly Location  
 L = Wafer Lot  
 Y = Year  
 W = Work Week

\*For additional information, see Application Note AND8002/D

### ORDERING INFORMATION

Device	Package	Shipping
MC100EP16VSD	SO-8	98 Units/Rail
MC100EP16VSDR2	SO-8	2500 Tape & Reel
MC100EP16VSDT	TSSOP	100 Units/Rail
MC100EP16VSDTR2	TSSOP	2500 Tape & Reel
MC100EP16VSMP	QFN	124 Units/Rail
MC100EP16VSMR2	QFN	3000 Tape & Reel

# MC100EP16VS




Figure 1. 8-Lead Pinout (Top View) and Logic Diagram




Figure 2. 10-Lead QFN Pinout (Top View)

## PIN DESCRIPTION

PIN	FUNCTION	8 LD	10 LD
D*, $\bar{D}$ **	ECL Data Inputs	2, 3	2, 3
Q, $\bar{Q}$	ECL Data Outputs	6, 7	8, 9
VCTRL*	Output Swing Control	1	1
VBB	Reference Voltage Output	4	4
VCC	Positive Supply	8	10
VEE	Negative Supply	5	7
NC	No Connect		5, 6

\* Pins will default LOW when left open.

\*\* Pins will default to  $V_{CC}/2$  when left open.

## ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 k $\Omega$
Internal Input Pullup Resistor	37.5 k $\Omega$
ESD Protection	Human Body Model > 4 kV Machine Model > 200 V Charged Device Model > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Level 1
Flammability Rating Oxygen Index	UL-94 code V-0 A 1/8" 28 to 34
Transistor Count	140 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

# MC100EP16VS

## MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		6	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-6	V
V <sub>I</sub>	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	V <sub>I</sub> ≤ V <sub>CC</sub> V <sub>I</sub> ≥ V <sub>EE</sub>	6 -6	V V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	8 SOIC 8 SOIC	190 130	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	std bd	8 SOIC	41 to 44	°C/W
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	8 TSSOP 8 TSSOP	185 140	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	std bd	8 TSSOP	41 to 44 ± 5%	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	10 QFN 10 QFN	40 20	°C/W °C/W
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	std bd	10 QFN	3.3	°C/W

2. Maximum Ratings are those values beyond which device damage may occur.

## DC CHARACTERISTICS, PECL V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 3)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I <sub>EE</sub>	Power Supply Current	30	36	42	31	38	44	32	40	48	mA
V <sub>OH</sub>	Output HIGH Voltage (Max Swing) (Note 4) V <sub>CC</sub> ≥ V <sub>CTRL</sub> ≥ V <sub>EE</sub>	2155		2405	2155		2405	2155		2405	mV
V <sub>OL</sub>	Output LOW Voltage (Max Swing) (Note 4) V <sub>CTRL</sub> ≤ V <sub>BB</sub>	1355	1490	1605	1355	1520	1605	1355	1520	1605	mV
	V <sub>CC</sub> ≥ V <sub>CTRL</sub> > V <sub>BB</sub>		See Fig.3			See Fig.3			See Fig.3		
	V <sub>CTRL</sub> = V <sub>CC</sub> (Min Swing)	2105	2230	2355	2095	2220	2345	2065	2190	2315	
V <sub>IH</sub>	D, $\bar{D}$ Input HIGH Voltage (Single-Ended)	2075		2420	2075		2420	2075		2420	mV
V <sub>IL</sub>	D, $\bar{D}$ Input LOW Voltage (Single-Ended)	1490		1675	1490		1675	1490		1675	mV
V <sub>BB</sub>	Output Voltage Reference	1805	1905	2005	1805	1905	2005	1805	1905	2005	mV
V <sub>CTRL</sub>	Input Voltage (V <sub>CTRL</sub> )	V <sub>EE</sub>		V <sub>CC</sub>	V <sub>EE</sub>		V <sub>CC</sub>	V <sub>EE</sub>		V <sub>CC</sub>	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential) (Note 5)	2.0		2.9	2.0		2.9	2.0		2.9	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
I <sub>IL</sub>	Input LOW Current	D	0.5		0.5			0.5			μA
		$\bar{D}$	-150		-150			-150			

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

3. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.3 V to -2.2 V.

4. All loading with 50 Ω to V<sub>CC</sub>-2.0 volts. V<sub>OH</sub> does not change with V<sub>CTRL</sub>. V<sub>OL</sub> changes with V<sub>CTRL</sub>. V<sub>CTRL</sub> is referenced to V<sub>CC</sub>.

5. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

# MC100EP16VS

## DC CHARACTERISTICS, PECL $V_{CC} = 5.0\text{ V}$ , $V_{EE} = 0\text{ V}$ (Note 6)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current	30	36	42	31	38	44	32	40	48	mA
$V_{OH}$	Output HIGH Voltage (Note 7) $V_{CC} > V_{CTRL} > V_{EE}$	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV
$V_{OL}$	Output LOW Voltage (Max Swing) (Note 7) $V_{CTRL} \leq V_{BB}$	3055	3190	3305	3055	3220	3305	3055	3220	3305	mV
	$V_{CC} \geq V_{CTRL} > V_{BB}$		See Fig.3			See Fig.3		See Fig.3			
	$V_{CTRL} = V_{CC}$ (Min Swing)	3805	3930	4055	3795	3920	4045	3765	3890	4015	
$V_{IH}$	D, $\bar{D}$ Input HIGH Voltage (Single-Ended)	3775		4120	3775		4120	3775		4120	mV
$V_{IL}$	D, $\bar{D}$ Input LOW Voltage (Single-Ended)	3190		3375	3190		3375	3190		3375	mV
$V_{CTRL}$	Input Voltage ( $V_{CTRL}$ )	$V_{EE}$		$V_{CC}$	$V_{EE}$		$V_{CC}$	$V_{EE}$		$V_{CC}$	mV
$V_{BB}$	Output Voltage Reference	3505	3605	3705	3505	3605	3705	3505	3605	3705	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential) (Note 8)	2.0		4.6	2.0		4.6	2.0		4.6	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current	D	0.5		0.5			0.5			$\mu\text{A}$
		$\bar{D}$	-150		-150			-150			

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

6. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +2.0 V to -0.5 V.

7. All loading with 50  $\Omega$  to  $V_{CC}$ -2.0 volts.  $V_{OH}$  does not change with  $V_{CTRL}$ .  $V_{OL}$  changes with  $V_{CTRL}$ .  $V_{CTRL}$  is referenced to  $V_{CC}$ .

8.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

## DC CHARACTERISTICS, NECL $V_{CC} = 0\text{ V}$ ; $V_{EE} = -5.5\text{ V}$ to $-3.0\text{ V}$ (Note 9)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current	30	36	42	31	38	44	32	40	48	mA
$V_{OH}$	Output HIGH Voltage (Note 10) $V_{CC} > V_{CTRL} > V_{EE}$	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
$V_{OL}$	Output LOW Voltage (Max Swing) (Note 10) $V_{CTRL} \leq V_{BB}$	-1945	-1810	-1695	-1945	-1780	-1695	-1945	-1780	-1695	mV
	$V_{CC} \geq V_{CTRL} > V_{BB}$		See Fig.3			See Fig.3		See Fig.3			
	$V_{CTRL} = V_{CC}$ (Min Swing)	-1195	-1070	-945	-1205	-1080	-955	-1235	-1110	-985	
$V_{IH}$	D, $\bar{D}$ Input HIGH Voltage (Single-Ended)	-1225		-880	-1225		-880	-1225		-880	mV
$V_{IL}$	D, $\bar{D}$ Input LOW Voltage (Single-Ended)	-1810		-1625	-1810		-1625	-1810		-1625	mV
$V_{BB}$	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
$V_{CTRL}$	Input Voltage ( $V_{CTRL}$ )	$V_{EE}$		$V_{CC}$	$V_{EE}$		$V_{CC}$	$V_{EE}$		$V_{CC}$	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential) (Note 11)	$V_{EE}+2.0$		-0.4	$V_{EE}+2.0$		-0.4	$V_{EE}+2.0$		-0.4	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current	D	0.5		0.5			0.5			$\mu\text{A}$
		$\bar{D}$	-150		-150			-150			

NOTE: EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfm is maintained.

9. Input and output parameters vary 1:1 with  $V_{CC}$ .

10. All loading with 50  $\Omega$  to  $V_{CC}$ -2.0 volts.  $V_{OH}$  does not change with  $V_{CTRL}$ .  $V_{OL}$  changes with  $V_{CTRL}$ .  $V_{CTRL}$  is referenced to  $V_{CC}$ .

11.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

# MC100EP16VS


**AC CHARACTERISTICS**  $V_{CC} = 0\text{ V}$ ;  $V_{EE} = -3.0\text{ V to } -5.5\text{ V}$  or  $V_{CC} = 3.0\text{ V to } 5.5\text{ V}$ ;  $V_{EE} = 0\text{ V}$  (Note 12)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\max}$	Maximum Toggle Frequency (See Figure 7. $F_{\max}/\text{JITTER}$ )		> 4			> 4			> 4		GHz
$t_{\text{PLH}}$ , $t_{\text{PHL}}$	Propagation Delay to Output Differential Max Swing Min Swing	150 90	220 150	280 210	150 90	220 150	280 210	160 100	240 160	300 220	ps
$t_{\text{SKEW}}$	Duty Cycle Skew (Note 13)		5.0	20		5.0	20		5.0	20	ps
$t_{\text{JITTER}}$	Cycle-to-Cycle Jitter (See Figure 7. $F_{\max}/\text{JITTER}$ )		0.2	< 1		0.2	< 1		0.2	< 1	ps
$V_{\text{PP}}$	Input Voltage Swing (Differential) (Note 14)	150	800	1200	150	800	1200	150	800	1200	mV
$t_{\text{r}}$ $t_{\text{f}}$	Output Rise/Fall Times (20% – 80%) Max Swing Q Min Swing	70 30	120 80	170 130	80 20	130 70	180 120	100 20	150 70	200 120	ps

12. Measured using a 750 mV source, 50% duty cycle clock source. All loading with  $50\ \Omega$  to  $V_{CC}-2.0\text{ V}$ .

13. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

14.  $V_{\text{PP}}(\text{min})$  is minimum input swing for which AC parameters are guaranteed.



**Figure 3.  $V_{CC} - V_{CTRL}$  (pin #1)**

# MC100EP16VS




Figure 4.  $V_{CC} - V_{CTRL}$




Figure 5. Voltage Source Implementation for 8 Ld Package  
10 Ld Package Pins in ( )

# MC100EP16VS




Figure 6. Alternative Implementation for 8 Ld Package  
10 Ld Package Pins in ( )





Figure 7.  $F_{max}$ /Jitter

## MC100EP16VS



**Figure 8. Typical Termination for Output Driver and Device Evaluation  
(See Application Note AND8020 – Termination of ECL Logic Devices.)**

### Resource Reference of Application Notes


- AN1404** – ECLinPS Circuit Performance at Non-Standard  $V_{IH}$  Levels
- AN1405** – ECL Clock Distribution Techniques
- AN1406** – Designing with PECL (ECL at +5.0 V)
- AN1504** – Metastability and the ECLinPS Family
- AN1568** – Interfacing Between LVDS and ECL
- AN1650** – Using Wire-OR Ties in ECLinPS Designs
- AN1672** – The ECL Translator Guide
- AND8001** – Odd Number Counters Design
- AND8002** – Marking and Date Codes
- AND8009** – ECLinPS Plus Spice I/O Model Kit
- AND8020** – Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at <http://onsemi.com>.

# MC100EP16VS

## PACKAGE DIMENSIONS

SO-8  
D SUFFIX  
PLASTIC SOIC PACKAGE  
CASE 751-07  
ISSUE W



**NOTES:**


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

# MC100EP16VS

## PACKAGE DIMENSIONS

TSSOP-8  
DT SUFFIX  
PLASTIC TSSOP PACKAGE  
CASE 948R-02  
ISSUE A



### NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.114	0.122
B	2.90	3.10	0.114	0.122
C	0.80	1.10	0.031	0.043
D	0.05	0.15	0.002	0.006
F	0.40	0.70	0.016	0.028
G	0.65 BSC		0.026 BSC	
K	0.25	0.40	0.010	0.016
L	4.90 BSC		0.193 BSC	
M	0°	6°	0°	6°

# MC100EP16VS

## PACKAGE DIMENSIONS

10 QFN  
MP SUFFIX  
CASE 485C-01  
ISSUE O



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION D APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	3.00 BSC		0.118 BSC	
B	3.00 BSC		0.118 BSC	
C	0.80	1.00	0.031	0.039
D	0.20	0.30	0.008	0.012
E	2.45	2.55	0.096	0.100
F	1.75	1.85	0.069	0.073
G	0.50 BSC		0.020 BSC	
H	1.23	1.28	0.048	0.050
J	0.20 REF		0.008 REF	
K	0.00	0.05	0.000	0.002
L	0.35	0.45	0.014	0.018
M	1.50 BSC		0.059 BSC	
N	1.50 BSC		0.059 BSC	
P	0.88	0.93	0.035	0.037
R	0.60	0.80	0.024	0.031

# MC100EP16VS

**ON Semiconductor** and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** ONlit@hibbertco.com

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada

**JAPAN:** ON Semiconductor, Japan Customer Focus Center  
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031  
**Phone:** 81-3-5740-2700  
**Email:** r14525@onsemi.com

**ON Semiconductor Website:** <http://onsemi.com>

For additional information, please contact your local Sales Representative.