
INTEGRATED CIRCUITS



Objective specification File under Integrated Circuits, IC03

2000 Jun 08



HILIPS

FEATURES

- Fully integrated battery power unit, including complete DC/DC converter circuit, two Low DropOut voltage regulators (LDOs) and a battery low detector
- Configurable for 1, 2 or 3-cell Nickel-Cadmium (NiCd) or Nickel Metal Hybrid (NiMH) batteries and 1 Lithium lon (Li-lon) battery
- Guaranteed DC/DC converter start-up from 1-cell NiCd or NiMH battery, even with an load current
- Upconversion or downconversion
- Internal power MOSFETs featuring a low R_{DSon} of approximately 0.1 Ω
- Synchronous rectification for high efficiency
- Soft start
- PWM-only operating option
- Dropout voltage of 75 mV at 50 mA
- Both LDOs are also applicable as low-ohmic power switches
- Stable LDO performance with ceramic capacitors
- Stand-alone low battery detector requires no additional supply voltage
- Low battery detection level at 0.90 V, externally adjustable to a higher level
- Adjustable output voltages
- Shut-down function
- · Small outline package
- Advanced 0.6 μm BICMOS process.

APPLICATIONS

- Cellular phones
- Cordless phones
- Personal Digital Assistants (PDAs)
- Portable Audio Players
- · Pagers
- Mobile equipment.

GENERAL DESCRIPTION

The TEA1202TS is a fully integrated battery power unit including a high-efficiency DC/DC converter which runs from a 1-cell NiCd or NiMH battery, two low dropout voltage regulators and a low battery detector. The circuit can be arranged in many ways to optimize the application circuit of a power supply system. Therefore, most inputs and outputs are separated, the DC/DC converter can be arranged for upconversion or downconversion and the regulators can also be used as power switches. One regulator can be used completely independent of the rest of the system, and the low battery detector can be configured for several types of batteries. Accurate low battery detection is possible while all other blocks are switched off.

The DC/DC converter features efficient, compact and dynamic power conversion using a digital control concept comparable with Pulse Width Modulation (PWM) and Pulse Frequency Modulation (PFM), integrated CMOS power switches with a very low R_{DSon} and fully synchronous rectification.

The device operates at a switching frequency of 600 kHz which enables the use of external components with minimum size. The switching frequency can be synchronized to an external high frequency clock signal. Optionally, the device can be kept in PWM control mode only. Deadlock is prevented by an on-chip undervoltage lockout circuit.

Active current limiting enables efficient conversion in pulsed-load systems such as Global System for Mobile communication (GSM) and Digital Enhanced Cordless Telecommunications (DECT).

Both LDOs show a low dropout voltage and are inherently stable, even when ceramic capacitors with a low ESR value are applied at the outputs. Usage of the LDOs as low-ohmic switches is also possible.

The low battery detector has a built-in detection level which is optimum for a 1-cell NiCd or NiMH battery. Higher battery voltages can be translated to this 1-cell level by an additional built-in LDO circuit.

ORDERING INFORMATION

ТҮРЕ	PACKAGE				
NUMBER	NAME	DESCRIPTION VERSION			
TEA1202TS	SSOP20	OP20 plastic shrink small outline package; 20 leads; body width 4.4 mm SOT266-1			

TEA1202TS

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC/DC co	nverter		L	-		
UPCONVER	SION					
V _{I(up)}	input voltage		V _{I(start)}	_	5.50	V
V _{O(up)}	output voltage		V _{O(uvlo)}	-	5.50	V
V _{I(start)}	start-up input voltage	l _L < 10 mA	0.93	0.96	1.00	V
DOWNCON	/ERSION					
V _{I(dwn)}	input voltage		V _{O(uvlo)}	_	5.50	V
V _{O(dwn)}	output voltage		1.30	-	5.50	V
CURRENT L	EVELS	•	ł	•	•	•
l _q	quiescent current		_	110	-	μA
I _{shdwn}	current in shut-down mode		0	2	10	μA
I _{LX(max)}	maximum continuous current at pins LX1 and LX2	T _{amb} = 80 °C	_	-	1.0	A
ΔI_{lim}	current limit deviation	I _{lim} set to 1.0 A				
		upconversion	-12	_	+12	%
		downconversion	-12	_	+12	%
Power MC	DSFETs					
R _{DSon(N)}	drain-to-source on-state resistance NFET	T _j = 27 °C	-	110	-	mΩ
R _{DSon(P)}	drain-to-source on-state resistance PFET	T _j = 27 °C	-	125	-	mΩ
EFFICIENCY	/		I	-1	-1	-1
η	efficiency upconversion	$V_{I} = 1.2 \text{ V}; V_{O} \text{ up to } 3.3 \text{ V}$				
		$I_L = 1 \text{ mA}$	_	66	_	%
		I _L = 10 mA	_	81	_	%
		I _L = 100 mA	-	85	_	%
TIMING		1	I	-	-	•
f _{sw}	switching frequency	PWM mode	480	600	720	kHz
f _{i(sync)}	synchronization clock input frequency		6	13	20	MHz
t _{start}	start-up time		_	10	-	ms
Low dropo	out voltage regulators		·			
V _{LDO}	output voltage range	V _{LDO} < V ₄ + 0.4 V	1.30	_	5.50	V
V _{dropout}	dropout voltage	$I_{LDO} = 50 \text{ mA}$	_	_	75	mV
I _{LDO(max)}	maximum output current	in regulation	_	50	_	mA
R _{DSon}	drain-to-source on-state resistance	V _{FB1,2} > 2 V; T _j = 27 °C	-	200	-	mΩ
General cl	haracteristics		·		•	
V _{ref}	reference voltage		1.165	1.190	1.215	V




Objective specification

Battery power unit

TEA1202TS





4

2000 Jun 08

|.

TEA1202TS

Objective specification

PINNING

SYMBOL	PIN	DESCRIPTION
LX1	1	inductor connection 1
SHDWN0	2	DC/DC shut-down input
SHDWN2	3	LDO2 shut-down input
UPOUT/DNIN	4	up mode: DC/DC output; down mode DC/DC input
ILIM	5	current limiting resistor connection
OUT1	6	LDO1 output
FB1	7	LDO1 feedback input
GND	8	internal supply ground
FB2	9	LDO2 feedback input
OUT2	10	LDO2 output
IN2	11	LDO2 input
LBI2	12	low battery detector input 2
LBI1	13	low battery detector input 1
LBO	14	low battery detector output
V _{ref}	15	reference voltage
FB0	16	DC/DC feedback input
GND0	17	DC/DC converter ground
SYNC/PWM	18	synchronization clock input or PWM-only selection input
Ū/D	19	conversion mode selection input
LX2	20	inductor connection 2

20 LX2 LX1 SHDWN0 2 19 Ū/D SHDWN2 3 18 SYNC/PWM 17 GND0 UPOUT/DNIN 16 FB0 ILIM [TEA1202TS OUT1 15 V_{ref} 6 FB1 14 LBO 13 LBI1 GND 8 12 LBI2 FB2 9 11 IN2 OUT2 10 MGU060 Fig.2 Pin configuration.


FUNCTIONAL DESCRIPTION


Control mechanism

The TEA1202TS DC/DC converter is able to operate in PFM (discontinuous conduction) or PWM (continuous conduction) operating mode. All switching actions are completely determined by a digital control circuit which uses the output voltage level as its control input. This novel digital approach enables the use of a new pulse width and frequency modulation scheme, which ensures optimum power efficiency over the complete range of operation of the converter.

When high output power is requested, the device will operate in PWM (continuous conduction) operating mode. This results in minimum AC currents in the circuit components and hence optimum efficiency, minimum costs and low EMC. In this operating mode, the output voltage is allowed to vary between two predefined voltage levels. As long as the output voltage stays within this so-called window, switching continues in a fixed pattern. When the output voltage reaches one of the window borders, the digital controller immediately reacts by adjusting the pulse width and inserting a current step in such a way that the output voltage stays within the window with higher or lower current capability. This approach enables very fast reaction to load variations. Figure 3 shows the response of the converter to a sudden load increase. The upper trace shows the output voltage.

The ripple on top of the DC level is a result of the current in the output capacitor, which changes in sign twice per cycle, times the internal Equivalent Series Resistance (ESR) of the capacitor. After each ramp-down of the inductor current, i.e. when the ESR effect increases the output voltage, the converter determines what to do in the next cycle. As soon as more load current is taken from the output the output voltage starts to decay.





TEA1202TS

When the output voltage becomes lower than the low limit of the window, a corrective action is taken by a ramp-up of the inductor current during a much longer time. As a result, the DC current level is increased and normal PWM control can continue. The output voltage (including ESR effect) is again within the predefined window.

Figure 4 shows the spread of the output voltage window. The absolute value is mostly dependent on spread, while the actual window size $(V_h - V_l)$ is not affected. For one specific device, the output voltage will not vary more than 2% (typical value).

In low output power situations, the TEA1202TS will switch over to PFM (discontinuous conduction) operating mode. In this mode, regulation information from an earlier PWM operating mode is used. This results in optimum inductor peak current levels in the PFM mode, which are slightly larger than the inductor ripple current in the PWM mode. As a result, the transition between PFM and PWM mode is optimum under all circumstances. In the PFM mode the TEA1202TS regulates the output voltage to the high window limit as shown in Fig.3.

Synchronous rectification

For optimum efficiency over the whole load range, synchronous rectifiers inside the TEA1202TS ensure that during the whole second switching phase, all inductor current will flow through the low-ohmic power MOSFETs. Special circuitry is included which detects when the inductor current reaches zero. Following this detection, the digital controller switches off the power MOSFET and proceeds with regulation.

Start-up

Start-up from low input voltage in the boost mode is realized by an independent start-up oscillator, which starts switching the N-type power MOSFET as soon as the low-battery detector detects a sufficiently high voltage. The inductor current is limited internally to ensure soft-starting. The switch actions of the start-up oscillator will increase the output voltage. As soon as the output voltage is high enough for normal regulation, the digital control system takes control over the power MOSFETs.

Undervoltage lockout

As a result of too high a load or disconnection of the input power source, the output voltage can drop so low that normal regulation cannot be guaranteed. In this event, the device switches back to start-up mode. If the output voltage drops even further, switching is stopped completely.

Shut-down

When the shut-down input is set HIGH, the DC/DC converter disables both switches and power consumption is reduced to a few microamperes.

Power switches

The power switches in the IC are one N-type and one P-type power MOSFET, both having a typical drain-to-source resistance of 100 m Ω . The maximum average current in the power switches is 1.0 A at $T_{amb} = 80$ °C.

Temperature protection

When the DC/DC converter operates in the PWM mode, and the die temperature gets too high (typical value is $160 \,^{\circ}$ C), the converter and both LDOs stop operating. They resume operation when the die temperature falls below 90 $\,^{\circ}$ C again. As a result, low frequent cycling between the on and off state will occur. It should be noted that in the event of device temperatures at the cut-off limit, the application differs strongly from maximum specifications.

Current limiters

If the current in one of the power switches exceeds the programmed limit in the PWM mode, the current ramp is stopped immediately and the next switching phase is entered. Current limiting is required to keep power conversion efficient during temporary high loads. Furthermore, current limiting protects the IC against overload conditions, inductor saturation, etc.

The current limiting level is set by an external resistor which must be connected between pin ILIM and ground for downconversion, or between pins ILIM and UPOUT/DNIN for upconversion.

External synchronization and PWM-only mode

If an external high-frequency clock or a HIGH level is applied to pin SYNC/PWM, the TEA1202TS will use PWM regulation independent of the load applied.

In the event a high-frequency clock is applied, the switching frequency in the PWM mode will be exactly that frequency divided by 22. In the PWM mode the quiescent current of the device increases.

In the event that no external synchronization or PWM mode selection is necessary, pin SYNC/PWM must be connected to ground.

Behaviour at input voltage exceeding the specified range

In general, an input voltage exceeding the specified range is not recommended since instability may occur. There are two exceptions:

 Upconversion: at an input voltage higher than the target output voltage, but up to 5.5 V, the converter will stop switching and the external Schottky diode will take over. The output voltage will equal the input voltage minus the diode voltage drop. Since all current flows through the external diode in this situation, the current limiting function is not active.

In the PWM mode, the P-type power MOSFET is always on when the input voltage exceeds the target output voltage. The internal synchronous rectifier ensures that the inductor current does not fall below zero. As a result, the achieved efficiency is higher in this situation than standard PWM-controlled converters achieve.

2. Downconversion: when the input voltage is lower than the target output voltage, but higher than 2.2 V, the P-type power MOSFET will stay conducting resulting in an output voltage being equal to the input voltage minus some resistive voltage drop. The current limiting function remains active.

Low dropout voltage regulators

The low dropout voltage regulators are functionally equal apart from the shut-down mechanism: LDO2 can be controlled separately by pin SHDWN2, while LDO1 is controlled by pin SHDWN0 like the DC/DC converter.

The input voltage of each LDO must be 250 mV higher than its output voltage to achieve full specification on e.g. ripple rejection. However, the parts will function like an LDO down to a margin of 75 mV between input and output: the so-called dropout voltage. At a lower margin between input and output, the LDOs will behave like a resistor. Objective specification

TEA1202TS

Both LDOs are protected from overload conditions by a current limiting circuit and high temperature (see Section "Temperature protection").

Next to normal LDO functions, both regulators can be switched off or can be used as switches. Each regulator will act as a low-ohmic switch in the on-state when its feedback input is connected to ground. When the feedback input is higher than 2 V, the regulator will make its power FET high-ohmic. So the feedback inputs of the regulators can be used as digital inputs which make the LDOs behave as switches.

Low battery detector

The low battery detector is an autonomous circuit which can work at an input voltage down to 0.90 V. It is always on, even when all other blocks are in the shut-down mode.

The detector has two inputs: the input on pin LBI1 is tuned to accept a 1-cell NiCd or NiMH battery voltage directly, while the input on pin LBI2 can detect a 2-cell NiCd or NiMH battery voltage or higher voltage. The detection level of the input on pin LBI2 can be set by using a voltage divider between the battery voltage, pin LBI2 and ground. Hysteresis is included for proper operating. Furthermore, a capacitor of 10 μ F (typical value) must be connected between pin LBI1 and ground when the input on pin LBI2 is used.

The output of the low battery detector on pin LBO is an open-collector output. The output is high (i.e. no current is sunk by the collector) when the input voltage of the detector is below the lower detection level.

TEA1202TS

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _n	voltage on any pin	shut-down mode	-0.2	+6.5	V
		operating mode	-0.2	+5.5	V
Tj	junction temperature		-40	+150	°C
T _{amb}	ambient temperature		-20	+80	°C
T _{stg}	storage temperature		-40	+125	°C
V _{es}	electrostatic handling voltage	notes 1 and 2	Cla	ss II	V

Note

- 1. ESD specification is in accordance with the JEDEC standard:
 - a) Human Body Model (HBM) tests are carried out by discharging a 100 pF capacitor through a 1.5 k Ω series resistor.
 - b) Machine Model (MM) tests are carried out by discharging a 200 pF capacitor via a 0.75 µH series inductor.
- 2. Exception is pin ILIM: 1000 V HBM and 100 V MM.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	140	K/W

QUALITY SPECIFICATION

In accordance with "SNW-FQ-611 part E".

TEA1202TS

CHARACTERISTICS

 T_{amb} = -20 to +80 °C; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC/DC con	verter	·			I	
UPCONVERS	ION; pin $\overline{U}/D = LOW$					
V _{I(up)}	input voltage		V _{I(start)}	-	5.50	V
V _{O(up)}	output voltage		V _{O(uvlo)}	-	5.50	V
V _{I(start)}	start-up input voltage	l _L < 10 mA	0.93	0.96	1.00	V
V _{O(uvlo)}	undervoltage lockout voltage	note 1	2.0	2.2	2.4	V
Downconve	RSION; pin $\overline{U}/D = HIGH$					
V _{I(dwn)}	input voltage	note 2	V _{O(uvlo)}	_	5.50	V
V _{O(dwn)}	output voltage		1.30	-	5.50	V
REGULATION		1				ł
$\Delta V_{O(wdw)}$	output voltage window size as a function of output voltage	PWM mode	1.5	2.0	2.5	%
CURRENT LE	VELS			-		
I _{q(DCDC)}	quiescent current	note 3	-	110	-	μA
I _{shdwn}	current in shut-down mode		0	2	10	μA
I _{lim(max)}	maximum current limit		-	5	_	A
$\Delta I_{\sf lim}$	current limit deviation	I _{lim} set to 1.0 A; note 4				
		upconversion	-12	-	+12	%
		downconversion	-12	_	+12	%
I _{LX(max)}	maximum continuous current at pins LX1 and LX2	T _{amb} = 80 °C	-	-	1.0	A
Power MOS	SFETS	•				
R _{DSon(N)}	drain-to-source on-state resistance NFET	T _j = 27 °C	-	110	_	mΩ
R _{DSon(P)}	drain-to-source on-state resistance PFET	T _j = 27 °C	-	125	-	mΩ
EFFICIENCY		•	•			
η	efficiency upconversion	V_1 = 1.2 V; V_0 up to 3.3 V; note 5				
		I _L = 1 mA	_	66	_	%
		I _L = 10 mA	_	81	_	%
		I _L = 100 mA	-	85	_	%
TIMING						
f _{sw}	switching frequency	PWM mode	480	600	720	kHz
f _{i(sync)}	synchronization clock input frequency		6	13	20	MHz
t _{start}	start-up time	note 6	_	10	_	ms

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DIGITAL INPU	T LEVELS					1
V _{IL(n)}	LOW-level input voltage on all digital pins		0	-	0.4	V
V _{IH(n)}	HIGH-level input voltage on pins SYNC/PWM, SHDWN0 and SHDWN2	note 7	0.55V ₄ V ₄ - 0.4	_	V ₄ + 0.3	
	all other digital input pins		V ₄ – 0.4	-	V ₄ + 0.3	V
-	It voltage regulators; note 8			1	1	
V _{LDO}	output voltage range	$V_{LDO} < V_4 + 0.4 V$	1.30	-	5.50	V
V _{dropout}	dropout voltage	$I_{LDO} = 50 \text{ mA}; \text{ note } 9$	-	-	75	mV
V _{drop}	minimum drop voltage for functionality within specification	I _{LDO} = 50 mA	250	-	_	mV
I _{LDO(max)}	maximum output current	in regulation	-	50	_	mA
ΔV_{LDO}	output voltage accuracy	$V_I - V_{LDO} = 2 V$; $I_{LDO} = 10 \mu A$	-2.0	_	+2.0	%
$\Delta V_{\sf line}$	line voltage regulation	$V_{I} - V_{LDO} > V_{drop}$	-	_	1	mV
ΔV_{load}	load voltage regulation	10 μA < I _{LDO} < 50 mA	-	-	1	mV
PSRR	power supply ripple rejection	note 10	25	-	_	dB
t _{res}	response time	after load step from no load to I _{LDO(max)}	-	200	-	μs
I _{q(LDO)}	quiescent current		-	50	_	μA
I _{shdwn(LDO)}	shut-down current		-	-	1	μA
SWITCH CIRC	UIT					
R _{DSon}	drain-to-source resistance in switched-on state	V _{FB1,2} > 2 V; T _j = 27 °C	-	200	-	mΩ
I _{O(max)}	maximum output current in switched-on state	V _{FB1,2} > 2 V	0.40	0.45	0.50	A
Low battery	v detector		•		•	
I _{LBD}	supply current of detector	V _I = 0.9 V	_	20	_	μA
t _{t(HL)}	transition time	falling V _{bat}	-	2	_	μs
DETECTION IN	NPUT PIN LBI1				•	•
V _{det}	low battery detection level	falling V _{bat}	0.88	0.90	0.92	V
V _{hys}	low battery detection hysteresis		36	40	44	mV
TC _{Vdet}	temperature coefficient of detection level		_	0	-	mV/K
TC _{Vhys}	temperature coefficient of detection hysteresis		-	0.175	_	mV/K
DETECTION C	DUTPUT PIN LBO	•		•		
I _{O(sink)}	output sink current		15	_	_	μA

TEA1202TS


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
General characteristics						
V _{ref}	reference voltage		1.165	1.190	1.215	V
lq	quiescent current at pin UPOUT/DNIN	all blocks operating	_	270	_	μA
T _{amb}	ambient temperature		-20	+25	+80	°C
T _{max}	internal temperature for cut-off		150	160	170	°C


Notes


- 1. The undervoltage lockout level shows wide specification limits since it decreases at increasing temperature. When the temperature increases, the minimum supply voltage of the digital control part of the IC decreases and therefore the correct operation of this function is guaranteed over the whole temperature range. The undervoltage lockout level is measured at pin UPOUT/DNIN.
- 2. When V₁ is lower than the target output voltage but higher than 2.2 V, the P-type power MOSFET will remain conducting (duty factor is 100%), resulting in V_O following V₁.
- 3. The quiescent current is specified as the input current in the upconversion configuration at V_I = 1.20 V and V_O = 3.30 V, using L1 = 6.8 μ H, R1 = 150 k Ω and R2 = 91 k Ω .
- 4. The current limit is defined by resistor R10. This resistor must be 1% accurate.
- 5. The specified efficiency is valid when using an output capacitor having an ESR of 0.1 Ω and an inductor of 6.8 μ H with an ESR of 0.05 Ω and a sufficient saturation current level.
- 6. The specified start-up time is the time between the connection of a 1.20 V input voltage source and the moment the output reaches 3.30 V. The output capacitance equals 100 μF, the inductance equals 6.8 μH and no load is present.
- 7. V_4 is the voltage at pin UPOUT/DNIN. If the applied HIGH-level voltage is less than $V_4 1$ V, the quiescent current of the device will increase.
- 8. Specifications have been verified in the PFM mode.
- 9. The dropout voltage is defined as the voltage between the input and the output of the LDO when the output voltage has dropped 100 mV below its nominal value. The dropout voltage is measured while the LDO input voltage is decreasing and at maximum current.
- 10. Measured with a sine wave at f_i = 100 Hz to 1 MHz, V_i = 100 mV (RMS) and I_{LDO} = 10 mA.

TEA1202TS

APPLICATION INFORMATION








TEA1202TS

Battery power unit



TEA1202TS

External component selection

INDUCTOR L1

The performance of the TEA1202TS is not very sensitive to inductance value. The best efficiency performance over a wide load current range is achieved by using an inductance of 6.8 μ H e.g. TDK SLF7032 or Coilcraft DO1608 range.

DC/DC INPUT CAPACITOR C1

The value of C1 strongly depends on the type of input source. In general, a 100 μF tantalum capacitor is sufficient.

DC/DC OUTPUT CAPACITOR C2

The value and type of C2 depends on the maximum output current and the ripple voltage which is allowed in the application. Low-ESR tantalum capacitors show good results. The most important specification of C2 is its ESR, which mainly determines output voltage ripple.

DIODE D1

The Schottky diode is only used for short time during takeover from N-type power MOSFET and P-type power MOSFET and vice versa. Therefore, a medium-power diode is sufficient in most applications e.g. Philips PRLL5819.

FEEDBACK RESISTORS R1 AND R2

The output voltage of the DC/DC converter is determined by the resistors R1 and R2. The following conditions apply:

- Use a 1% accurate SMD type resistors only. If larger body resistors are used, the capacitance on pin FB0 will be too large, causing inaccurate operation.
- Resistors R1 and R2 should have a maximum value of 50 kΩ when connected in parallel. A higher value will result in inaccurate operation.

Under these conditions, the output voltage can be calculated by the formula:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

CURRENT LIMITING RESISTOR R10

The maximum instantaneous current is set by the external resistor R10. The preferred type is SMD, 1% accurate.

The connection of resistor R10 differs for each mode:

 At upconversion: resistor R10 must be connected between pins ILIM and UPOUT/DNIN; the current

limiting level is defined by: $I_{lim} = \frac{320}{R10}$

 At downconversion: resistor R10 must be connected between pins ILIM and GND0; the current limiting level

is defined by: $I_{lim} = \frac{300}{R10}$

The average inductor current during limited current operation also depends on the inductance value, input voltage, output voltage and resistive losses in all components in the power path. Ensure that $I_{lim} < I_{sat}$ (saturation current) of the inductor.

REFERENCE VOLTAGE DECOUPLING CAPACITOR C5

Optionally, a decoupling capacitor can be connected between pin V_{ref} and ground in order to achieve a lower noise level of the output voltages of the LDO. The best choice for C5 is a ceramic multilayer capacitor of approximately 100 nF.

LDO OUTPUT CAPACITORS C3 AND C4

A typical LDO output capacitor is a ceramic multilayer capacitor of 2.2 μ F, e.g. GRM40X5R225K6.3 of Murata. The ESR of the output capacitor must be between 10 and 100 m Ω to achieve stability and the specified transient response.

TEA1202TS

LDO FEEDBACK RESISTORS R3, R4, R5 AND R6

The output voltage of each LDO can be set by the external feedback resistors. Their values can be derived from the formulae:

$$V_{O} = V_{ref} \times \left(1 + \frac{R3}{R4}\right)$$

 $V_{O} = V_{ref} \times \left(1 + \frac{R5}{R6}\right)$

The maximum value for each of the LDO feedback resistors is 500 k Ω .

LOW BATTERY DETECTOR COMPONENTS R7, R8, R9 AND C6

Resistor R7 is connected between pin LBO and the input or output pin and must be 330 $k\Omega$ or higher.

A 1-cell NiCd or NiMH battery can be connected directly to pin LBI1.


A higher battery voltage must be applied to pin LBI2 using a divider circuit with resistor R8 and R9. In that situation, capacitor C6 (10 μ F) must be connected between pin LBI1 and ground. The low-battery detection level for a higher battery voltage can be set by the resistors at pin LBI2 using the formula:

$$V_{LBI2} = 0.90 \times \left(1 + \frac{R8}{R9}\right)$$

TEA1202TS

Battery power unit

PACKAGE OUTLINE



TEA1202TS

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

TEA1202TS

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽¹⁾	
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable	
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable	
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable	

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TEA1202TS

DATA SHEET STATUS

DATA SHEET STATUS	PRODUCT STATUS	DEFINITIONS ⁽¹⁾
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

TEA1202TS

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil Tel. +55 11 821 2333. Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087 Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 3341 299, Fax.+381 11 3342 553

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 2000

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

403502/25/01/pp24

Date of release: 2000 Jun 08

Document order number: 9397 750 06773

SCA 69

Let's make things better.



