The revision list can be viewed directly by cliking the title page.



The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

# 8

# H8/3802,H8/38004 Group

Hardware Manual

Rev.3.00

2003.6.2

Renesas 8-Bit Single-Chip Microcomputer H8 Family / H8/300L Super Low Power Series HD6473802. HCD6473802. HD6433802, HCD6433802, HD6433801. HCD6433801. HD6433800. HCD6433800. HD64F38004, HCD64F38004, HD64338004. HCD64338004. HD64338003. HCD64338003. HD64F38002, HCD64F38002, HD64338002, HCD64338002, HD64338001. HCD64338001. HD64338000, HCD64338000

Rev. 3.00, 06/03, page ii of xxviii



#### Cautions

Keep safety first in your circuit designs!


1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



#### **General Precautions on Handling of Product**

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Rev. 3.00, 06/03, page iv of xxviii



# Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
  - CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix

10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index

Renesas

Rev. 3.00, 06/03, page v of xxviii

# Preface

The H8/3802 Group and H8/38004 Group are single-chip microcomputers made up of the highspeed H8/300L CPU employing Renesas technology's original architecture as their cores, and the peripheral functions required to configure a system. The H8/300L CPU has an instruction set that is compatible with the H8/300 CPU.

- Target Users: This manual was written for users who will be using the H8/3802 Group and H8/38004 Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/3802 Group and H8/38004 Group to the target users. Refer to the H8/300L Series Programming Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions Read the H8/300L Series Programming Manual.
- In order to understand the details of a register when its name is known

Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 14, List of Registers.

Example: Bit order: The MSB is on the left and the LSB is on the right.

Notes:

The following limitations apply to H8/38004 and H8/38002 programming and debugging when the on-chip emulator is used.

- 1. Pin P95 is not available because it is used exclusively by the on-chip emulator.
- 2. Pins P33, P34, and P35 are unavailable for use. In order to use these pins additional hardware must be mounted on the user board.
- 3. The address range H'7000 to H'7FFF is used by the on-chip emulator and is unavailable to the user.
- 4. The address range H'F780 to H'FB7F must not be accessed under any circumstances.

Rev. 3.00, 06/03, page vi of xxviii

- 5. When the on-chip emulator is being used, pin P95 is I/O, pins P33 and P34 are input, and pin P35 is output.
- Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/eng/

H8/3802 Group and H8/38004 Group manuals:

Document Title	Document No.
H8/3802 Group, H8/38004 Group Hardware Manual	This manual
H8/300L Series Programming Manual	ADE-602-040

User's manuals for development tools:

Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	ADE-702-247
H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-performance Embedded Workshop, High- performance Debugging Interface Tutorial	ADE-702-231
High-performance Embedded Workshop User's Manual	ADE-702-201

Application notes:

Document Title	Document No.
Single Power Supply F-ZTAT <sup>™</sup> On-Board Programming	ADE-502-055



Rev. 3.00, 06/03, page viii of xxviii



## Contents

<ul> <li>1.1 Features</li></ul>	3 5 16 19 19 20 28
<ul><li>1.3 Pin Arrangement</li><li>1.4 Pin Functions</li></ul>	5 16 19 19 20 28
1.4 Pin Functions	16 .19 19 20 28
	. 19 19 20 28
Section 2 CPU	19 20 28
Section 2 CPU	19 20 28
	20 28
2.1 Features	28
2.2 Address Space and Memory Map	
2.3 Register Configuration	29
2.3.1 General Registers	
2.3.2 Program Counter (PC)	
2.3.3 Condition Code Register (CCR)	
2.3.4 Initial Register Values	
2.4 Data Formats	31
2.4.1 General Register Data Formats	31
2.4.2 Memory Data Formats	33
2.5 Instruction Set	34
2.5.1 Data Transfer Instructions	36
2.5.2 Arithmetic Operations Instructions	38
2.5.3 Logic Operations Instructions	39
2.5.4 Shift Instructions	39
2.5.5 Bit Manipulation Instructions	41
2.5.6 Branch Instructions	
2.5.7 System Control Instructions	46
2.5.8 Block Data Transfer Instructions	
2.6 Addressing Modes and Effective Address	48
2.6.1 Addressing Modes	
2.6.2 Effective Address Calculation	
2.7 Basic Bus Cycle	
2.7.1 Access to On-Chip Memory (RAM, ROM)	
2.7.2 On-Chip Peripheral Modules	
2.8 CPU States	
2.9 Usage Notes	
2.9.1 Notes on Data Access to Empty Areas	
2.9.1 Access to Internal I/O Registers	
2.9.2 Recess to Internal 10 Registers.	
2.9.4 Bit Manipulation Instructions	

Secti	on 3	Exception Handling	.65
3.1	Excep	tion Sources and Vector Address	.66
3.2	Regist	er Descriptions	.67
	3.2.1	Interrupt Edge Select Register (IEGR)	.67
	3.2.2	Interrupt Enable Register 1 (IENR1)	.68
	3.2.3	Interrupt Enable Register 2 (IENR2)	. 69
	3.2.4	Interrupt Request Register 1 (IRR1)	.70
	3.2.5	Interrupt Request Register 2 (IRR2)	.71
	3.2.6	Wakeup Interrupt Request Register (IWPR)	.72
	3.2.7	Wakeup Edge Select Register (WEGR)	.72
3.3	Reset	Exception Handling	.73
3.4	Interru	pt Exception Handling	.73
	3.4.1	External Interrupts	.73
	3.4.2	Internal Interrupts	.74
	3.4.3	Interrupt Handling Sequence	.75
	3.4.4	Interrupt Response Time	.76
3.5	Usage	Notes	.78
	3.5.1	Interrupts after Reset	.78
	3.5.2	Notes on Stack Area Use	.78
	3.5.3	Notes on Rewriting Port Mode Registers	.78
	3.5.4	Interrupt Request Flag Clearing Method	. 79
Secti	on 4	Clock Pulse Generators	81
4.1		n Clock Generator	
	4.1.1	Connecting Crystal Resonator	
	4.1.2	Connecting Ceramic Resonator	
	4.1.3	External Clock Input Method	
4.2		Dek Generator	
	4.2.1	Connecting 32.768-kHz/38.4-kHz Crystal Resonator	
	4.2.2	Pin Connection when Not Using Subclock	
	4.2.3	External Clock Input	
4.3	Presca	lers	
	4.3.1	Prescaler S	. 86
	4.3.2	Prescaler W	
4.4	Usage	Notes	
	4.4.1	Note on Resonators	
	4.4.2	Notes on Board Design	
	4.4.3	Definition of Oscillation Stabilization Standby Time	
	4.4.4	Notes on Use of Crystal Resonator (Excluding Ceramic Resonator)	
		• • • • • • • • •	

Secti	on 5	Power-Down Modes	. 93
5.1	Regist	er Descriptions	94
	5.1.1	System Control Register 1 (SYSCR1)	94
	5.1.2	System Control Register 2 (SYSCR2)	
	5.1.3	Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2)	97
5.2	Mode	Transitions and States of LSI	98
	5.2.1	Sleep Mode	102
	5.2.2	Standby Mode	103
	5.2.3	Watch Mode	103
	5.2.4	Subsleep Mode	104
	5.2.5	Subactive Mode	104
	5.2.6	Active (Medium-Speed) Mode	105
5.3	Direct	Transition	105
	5.3.1	Direct Transition from Active (High-Speed) Mode to	
		Active (Medium-Speed) Mode	106
	5.3.2	Direct Transition from Active (Medium-Speed) Mode to	
		Active (High-Speed) Mode	107
	5.3.3	Direct Transition from Subactive Mode to Active (High-Speed) Mode	107
	5.3.4	Direct Transition from Subactive Mode to Active (Medium-Speed) Mode	108
	5.3.5	Notes on External Input Signal Changes before/after Direct Transition	108
5.4	Modul	e Standby Function	109
5.5	Usage	Notes	109
	5.5.1	Standby Mode Transition and Pin States	109
	5.5.2	Notes on External Input Signal Changes before/after Standby Mode	109
Secti	on 6	ROM	. 111
6.1	Block	Diagram	111
6.2		02 PROM Mode	
	6.2.1	Setting to PROM Mode	112
	6.2.2	Socket Adapter Pin Arrangement and Memory Map	
6.3	H8/38	02 Programming	
	6.3.1	Writing and Verifying	115
	6.3.2	Programming Precautions	119
6.4	Reliab	ility of Programmed Data	120
6.5	Overv	iew of Flash Memory	121
	6.5.1	Features	121
	6.5.2	Block Diagram	122
	6.5.3	Block Configuration	
6.6	Regist	er Descriptions	
	6.6.1	Flash Memory Control Register 1 (FLMCR1)	
	6.6.2	Flash Memory Control Register 2 (FLMCR2)	126
	6.6.3	Erase Block Register (EBR)	126

Rev. 3.00, 06/03, page xi of xxviii

	6.6.4	Flash Memory Power Control Register (FLPWCR)	127
	6.6.5	Flash Memory Enable Register (FENR)	127
6.7	On-Bo	ard Programming Modes	128
	6.7.1	Boot Mode	128
	6.7.2	Programming/Erasing in User Program Mode	131
6.8	Flash M	Iemory Programming/Erasing	132
	6.8.1	Program/Program-Verify	132
	6.8.2	Erase/Erase-Verify	135
	6.8.3	Interrupt Handling when Programming/Erasing Flash Memory	135
6.9	Program	n/Erase Protection	137
	6.9.1	Hardware Protection	137
	6.9.2	Software Protection	137
	6.9.3	Error Protection	137
6.10	Program	nmer Mode	138
	6.10.1	Socket Adapter	138
	6.10.2	Programmer Mode Commands	138
	6.10.3	Memory Read Mode	140
	6.10.4	Auto-Program Mode	142
	6.10.5	Auto-Erase Mode	144
	6.10.6	Status Read Mode	146
	6.10.7	Status Polling	147
	6.10.8	Programmer Mode Transition Time	148
	6.10.9	Notes on Memory Programming	148
6.11	Power-	Down States for Flash Memory	149
Secti	on 7	RAM	151
7.1	Block l	Diagram	151
Secti	on 8	I/O Ports	153
8.1	Port 3.		155
	8.1.1	Port Data Register 3 (PDR3)	155
	8.1.2	Port Control Register 3 (PCR3)	156
	8.1.3	Port Pull-Up Control Register 3 (PUCR3)	156
	8.1.4	Port Mode Register 3 (PMR3)	157
	8.1.5	Port Mode Register 2 (PMR2)	158
	8.1.6	Pin Functions	159
	8.1.7	Input Pull-Up MOS	160
8.2	Port 4.		161
	8.2.1	Port Data Register 4 (PDR4)	
	8.2.2	Port Control Register 4 (PCR4)	162
	8.2.3	Serial Port Control Register (SPCR)	162
	8.2.4	Pin Functions	164

8.3	Port 5.		. 165
	8.3.1	Port Data Register 5 (PDR5)	.166
	8.3.2	Port Control Register 5 (PCR5)	.166
	8.3.3	Port Pull-Up Control Register 5 (PUCR5)	. 167
	8.3.4	Port Mode Register 5 (PMR5)	. 167
	8.3.5	Pin Functions	.168
	8.3.6	Input Pull-Up MOS	. 169
8.4	Port 6.		. 169
	8.4.1	Port Data Register 6 (PDR6)	.170
	8.4.2	Port Control Register 6 (PCR6)	.170
	8.4.3	Port Pull-Up Control Register 6 (PUCR6)	.171
	8.4.4	Pin Functions	
	8.4.5	Input Pull-Up MOS	.172
8.5	Port 7.	• •	.173
	8.5.1	Port Data Register 7 (PDR7)	.173
	8.5.2	Port Control Register 7 (PCR7)	
	8.5.3	Pin Functions	
8.6	Port 8.		
	8.6.1	Port Data Register 8 (PDR8)	.176
	8.6.2	Port Control Register 8 (PCR8)	
	8.6.3	Pin Functions	
8.7	Port 9.		.177
	8.7.1	Port Data Register 9 (PDR9)	
	8.7.2	Port Mode Register 9 (PMR9)	
	8.7.3	Pin Functions	
8.8	Port A		
	8.8.1	Port Data Register A (PDRA)	
	8.8.2	Port Control Register A (PCRA)	
	8.8.3	Pin Functions	
8.9			
	8.9.1	Port Data Register B (PDRB)	
	8.9.2	Port Mode Register B (PMRB)	
	8.9.3	Pin Functions	
8.10		Notes	
0110	U	How to Handle Unused Pin	
	0.10.1	now to multicle on used I million and the second se	. 101
Secti	ion 9 $'$	Timers	185
9.1		ew	
9.2		A	
7.2	9.2.1	Features	
	9.2.1	Register Descriptions	
	9.2.2	Operation	
	9.2.3 9.2.4	Timer A Operating States	
	7.2.4		
		Rev. 3.00, 06/03, page xiii of	XXVIII



9.3	Timer	F	. 191
	9.3.1	Features	. 191
	9.3.2	Input/Output Pins	. 192
	9.3.3	Register Descriptions	. 193
	9.3.4	CPU Interface	. 197
	9.3.5	Operation	. 199
	9.3.6	Timer F Operating States	202
	9.3.7	Usage Notes	202
9.4	Asynch	nronous Event Counter (AEC)	206
	9.4.1	Features	206
	9.4.2	Input/Output Pins	. 208
	9.4.3	Register Descriptions	208
	9.4.4	Operation	
	9.4.5	Operating States of Asynchronous Event Counter	220
	9.4.6	Usage Notes	220
9.5	Watche	dog Timer	222
	9.5.1	Features	222
	9.5.2	Register Descriptions	222
	9.5.3	Operation	224
	9.5.4	Operating States of Watchdog Timer	225
Secti	ion 10	Serial Communication Interface 3 (SCI3)	.227
10.1	Feature	28	227
10.1 10.2		es Dutput Pins	
	Input/C		229
10.2	Input/O Registe	Dutput Pins	229 229
10.2	Input/C Registe 10.3.1	Dutput Pins Pr Descriptions	229 229 229
10.2	Input/C Registe 10.3.1 10.3.2	Dutput Pins er Descriptions Receive Shift Register (RSR)	229 229 229 229 229
10.2	Input/C Registe 10.3.1 10.3.2 10.3.3	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR)	229 229 229 229 229 230
10.2	Input/C Registe 10.3.1 10.3.2 10.3.3	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR)	229 229 229 229 229 230 230
10.2	Input/C Registe 10.3.1 10.3.2 10.3.3 10.3.4	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR)	229 229 229 229 229 230 230 230
10.2	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3)	229 229 229 229 230 230 230 232
10.2	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR)	229 229 229 229 230 230 230 232 234
10.2	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR)	229 229 229 230 230 230 230 232 234 236
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (BRR) Bit Rate Register (BRR)	229 229 229 229 230 230 230 232 234 236 241
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operat	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR)	229 229 229 229 230 230 230 230 232 234 234 241 242
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operat 10.4.1	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR) ion in Asynchronous Mode	229 229 229 229 230 230 230 230 232 234 234 241 242 243
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operatt 10.4.1 10.4.2	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR) ion in Asynchronous Mode Clock	229 229 229 229 230 230 230 230 232 234 234 236 241 242 243 247
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operat 10.4.1 10.4.2 10.4.3	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR) ion in Asynchronous Mode Clock SCI3 Initialization	229 229 229 229 230 230 230 230 230 232 234 243 241 242 243 247 248
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operat 10.4.1 10.4.2 10.4.3 10.4.4 Operat	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR) ion in Asynchronous Mode Clock SCI3 Initialization Data Transmission Serial Data Reception ion in Clocked Synchronous Mode	229 229 229 229 230 230 230 230 230 232 234 234 242 243 243 247 248 250 254
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operat 10.4.1 10.4.2 10.4.3 10.4.4 Operat	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR) ion in Asynchronous Mode Clock SCI3 Initialization Data Transmission Serial Data Reception	229 229 229 229 230 230 230 230 230 232 234 234 242 243 243 247 248 250 254
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operat 10.4.1 10.4.2 10.4.3 10.4.4 Operat 10.5.1	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR) ion in Asynchronous Mode Clock SCI3 Initialization Data Transmission Serial Data Reception ion in Clocked Synchronous Mode	229 229 229 229 230 232 234 236 241 245 245 2555 2555 2555 2555 2555 2555 2555 2555 2555 2555 2555 2555 2555 2555 2555 25555 25555 25555 25555555555
10.2 10.3	Input/C Register 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 10.3.8 10.3.9 Operat 10.4.1 10.4.2 10.4.3 10.4.4 Operat 10.5.1 10.5.2	Dutput Pins er Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR) Serial Port Control Register (SPCR) ion in Asynchronous Mode Clock SCI3 Initialization Data Transmission Serial Data Reception ion in Clocked Synchronous Mode Clock	229 229 229 229 230 230 230 230 230 230 230 230 230 230 230 234 241 242 243 247 248 254 254



	10.5.4	Serial Data Reception (Clocked Synchronous Mode)	257
	10.5.5	Simultaneous Serial Data Transmission and Reception	259
10.6	Multip	rocessor Communication Function	
	10.6.1	Multiprocessor Serial Data Transmission	
	10.6.2	Multiprocessor Serial Data Reception	
10.7	Interru	pts	
10.8	Usage	Notes	
	10.8.1	Break Detection and Processing	
	10.8.2	Mark State and Break Sending	
	10.8.3	Receive Error Flags and Transmit Operations	
		(Clocked Synchronous Mode Only)	
	10.8.4	Receive Data Sampling Timing and Reception Margin in	
		Asynchronous Mode	
	10.8.5	Note on Switching SCK32 Function	
	10.8.6	Relation between Writing to TDR and Bit TDRE	271
	10.8.7	Relation between RDR Reading and bit RDRF	
	10.8.8	Transmit and Receive Operations when Making State Transition	272
	10.8.9	Setting in Subactive or Subsleep Mode	
Secti	ion 11	10-Bit PWM	273
11.1	Feature	°S	273
11.2	Input/C	Output Pins	274
11.3	Registe	r Descriptions	274
	11.3.1	PWM Control Register (PWCR)	274
	11.3.2	PWM Data Registers U and L (PWDRU, PWDRL)	275
11.4	Operat	ion	
	11.4.1	Operation	
	11.4.2	PWM Operating States	
Secti	ion 12	A/D Converter	279
12.1	Feature	S	279
12.2	Input/C	Output Pins	
12.3	-	r Descriptions	
	12.3.1	A/D Result Registers H and L (ADRRH and ADRRL)	
	12.3.2	A/D Mode Register (AMR)	
	12.3.3	A/D Start Register (ADSR)	
12.4	Operat	ion	
	12.4.1	A/D Conversion	
	12.4.2	Operating States of A/D Converter	
12.5	Examp	le of Use	
12.6	A/D Co	onversion Accuracy Definitions	
12.7	Usage	Notes	
	12.7.1	Permissible Signal Source Impedance	

Rev. 3.00, 06/03, page xv of xxviii

	12.7.2	Influences on Absolute Accuracy	
	12.7.3	Usage Notes	
Sect	ion 13	LCD Controller/Driver	
13.1	Feature	25	
13.2	Input/C	Dutput Pins	
13.3	Registe	er Descriptions	
	13.3.1	LCD Port Control Register (LPCR)	
	13.3.2	LCD Control Register (LCR)	
	13.3.3	LCD Control Register 2 (LCR2)	
13.4	Operat	ion	
	13.4.1	Settings up to LCD Display	
	13.4.2	Relationship between LCD RAM and Display	
	13.4.3	Operation in Power-Down Modes	
	13.4.4	Boosting LCD Drive Power Supply	
Sect	ion 14	List of Registers	
14.1	Registe	er Addresses (Address Order)	
14.2	Registe	er Bits	
14.3	Registe	er States in Each Operating Mode	
Sect	ion 15	Electrical Characteristics	317
		Electrical Characteristics	
15.1	Absolu	te Maximum Ratings of H8/3802 Group	
	Absolu Electric	te Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group	
15.1	Absolu Electric 15.2.1	te Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges	
15.1	Absolu Electric 15.2.1 15.2.2	te Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics	
15.1	Absolu Electric 15.2.1 15.2.2 15.2.3	te Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics	
15.1	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4	te Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics	
15.1 15.2	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5	te Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics	
15.1 15.2 15.3	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics ite Maximum Ratings of H8/38004 Group	
15.1 15.2	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics tte Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group	
15.1 15.2 15.3	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics te Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges	
15.1 15.2 15.3	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics tte Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics	
15.1 15.2 15.3	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2 15.4.3	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics tte Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics	
15.1 15.2 15.3	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2 15.4.3 15.4.4	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics te Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics AC Characteristics	
15.1 15.2 15.3	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2 15.4.3 15.4.4 15.4.5	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics te Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics AC Characteristics AC Characteristics	
15.1 15.2 15.3 15.4	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2 15.4.3 15.4.4 15.4.5 15.4.6	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics te Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics Flash Memory Characteristics	
15.1 15.2 15.3 15.4	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2 15.4.3 15.4.4 15.4.5 15.4.6 Operati	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics te Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics LCD Characteristics Flash Memory Characteristics	
15.1 15.2 15.3 15.4 15.5 15.6	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2 15.4.3 15.4.4 15.4.5 15.4.6 Operati Output	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics te Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics AC Characteristics AC Characteristics AC Characteristics AC Characteristics AC Characteristics Flash Memory Characteristics Load Condition	
15.1 15.2 15.3 15.4	Absolu Electric 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 Absolu Electric 15.4.1 15.4.2 15.4.3 15.4.4 15.4.5 15.4.6 Operationed Resona	tte Maximum Ratings of H8/3802 Group cal Characteristics of H8/3802 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics A/D Converter Characteristics LCD Characteristics te Maximum Ratings of H8/38004 Group cal Characteristics of H8/38004 Group Power Supply Voltage and Operating Ranges DC Characteristics AC Characteristics LCD Characteristics Flash Memory Characteristics	

App	endix A Instruction Set	
A.1	Instruction List	
A.2	Operation Code Map	
A.3	Number of Execution States	
App	endix B I/O Port Block Diagrams	377
B.1	Port 3 Block Diagrams	
B.2	Port 4 Block Diagrams	
B.3	Port 5 Block Diagram	
B.4	Port 6 Block Diagram	
B.5	Port 7 Block Diagram	
B.6	Port 8 Block Diagram	
B.7	Port 9 Block Diagrams	
B.8	Port A Block Diagram	
B.9	Port B Block Diagram	
App	endix C Port States in Each Operating State	
App	endix D Product Code Lineup	390
	endix D Product Code Lineup endix E Package Dimensions	
Арр		393
App App	endix E Package Dimensions	393 396
Арр Арр Арр	endix E Package Dimensions	393 396 398
Арр Арр Арр Арр	endix E Package Dimensions endix F Chip Form Specifications endix G Bonding Pad Form	393 396 398 399

Rev. 3.00, 06/03, page xviii of xxviii



# Figures

Section 1 Overview	
Figure 1.1 Internal Block Diagram of H8/3802 Group	3
Figure 1.2 Internal Block Diagram of H8/38004 Group	4
Figure 1.3 Pin Arrangement of H8/3802 and H8/38004 Group (FP-64A, FP-64E)	5
Figure 1.4 Pin Arrangement of H8/3802 Group (DP-64S)	6
Figure 1.5 Pad Arrangement of HCD6433802, HCD6433801,	
and HCD6433800 (Top View)	7
Figure 1.6 Pad Arrangement of HCD64338004, HCD64338003, HCD64338002,	
HCD64338001, and HCD64338000 (Top View)	10
Figure 1.7 Pad Arrangement of HCD64F38004 and HCD64F38002 (Top View)	13
Section 2 CPU	
Figure 2.1 (1) H8/3802 Memory Map	20
Figure 2.1 (2) H8/3801 Memory Map	21
Figure 2.1 (3) H8/3800 Memory Map	22
Figure 2.1 (4) H8/38004 Memory Map	23
Figure 2.1 (5) H8/38003 Memory Map	24
Figure 2.1 (6) H8/38002 Memory Map	25
Figure 2.1 (7) H8/38001 Memory Map	26
Figure 2.1 (8) H8/38000 Memory Map	27
Figure 2.2 CPU Registers	28
Figure 2.3 Stack Pointer	29
Figure 2.4 General Register Data Formats	32
Figure 2.5 Memory Data Formats	33
Figure 2.6 Instruction Formats of Data Transfer Instructions	37
Figure 2.7 Instruction Formats of Arithmetic, Logic, and Shift Instructions	40
Figure 2.8 Instruction Formats of Bit Manipulation Instructions	43
Figure 2.9 Instruction Formats of Branch Instructions	45
Figure 2.10 Instruction Formats of System Control Instructions	46
Figure 2.11 Instruction Format of Block Data Transfer Instructions	47
Figure 2.12 On-Chip Memory Access Cycle	54
Figure 2.13 On-Chip Peripheral Module Access Cycle (2-State Access)	55
Figure 2.14 On-Chip Peripheral Module Access Cycle (3-State Access)	56
Figure 2.15 CPU Operation States	57
Figure 2.16 State Transitions	58
Figure 2.17 Example of Timer Configuration with	
Two Registers Allocated to Same Address	59

Section 3	Exception Handling	
Figure 3.1	Reset Sequence	74
Figure 3.2	Stack Status after Exception Handling	76
-	Interrupt Sequence	
Figure 3.4	Port Mode Register Setting and Interrupt Request Flag Clearing Procedure	
Section 4	Clock Pulse Generators	
Figure 4.1	Block Diagram of Clock Pulse Generators	81
Figure 4.2	Block Diagram of System Clock Generator	
Figure 4.3	Typical Connection to Crystal Resonator	
Figure 4.4	Equivalent Circuit of Crystal Resonator	
Figure 4.5	Typical Connection to Ceramic Resonator	
Figure 4.6	Example of External Clock Input	83
Figure 4.7	Block Diagram of Subclock Generator	
Figure 4.8	Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonator	
Figure 4.9	Equivalent Circuit of 32.768-kHz/38.4-kHz Crystal Resonator	84
Figure 4.10	Pin Connection when Not Using Subclock	85
Figure 4.11	Pin Connection when Inputting External Clock	
Figure 4.12	Example of Crystal and Ceramic Resonator Arrangement	
Figure 4.13	Negative Resistor Measurement and Proposed Changes in Circuit	
	Example of Incorrect Board Design	
Figure 4.15	Oscillation Stabilization Standby Time	
-	-	
	Power-Down Modes	
Section 5		99
Section 5 Figure 5.1	Power-Down Modes	
Section 5 Figure 5.1 Figure 5.2	Power-Down Modes Mode Transition Diagram	
Section 5 Figure 5.1 Figure 5.2	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States	109
Section 5 Figure 5.1 Figure 5.2	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States External Input Signal Capture when Signal Changes before/ after Standby Mode or Watch Mode	109
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States External Input Signal Capture when Signal Changes before/ after Standby Mode or Watch Mode	109 110
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States External Input Signal Capture when Signal Changes before/ after Standby Mode or Watch Mode ROM	109 110 111
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States External Input Signal Capture when Signal Changes before/ after Standby Mode or Watch Mode ROM Block Diagram of ROM (H8/3802)	109 110 111 113
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States External Input Signal Capture when Signal Changes before/ after Standby Mode or Watch Mode ROM Block Diagram of ROM (H8/3802) Socket Adapter Pin Correspondence (with HN27C101)	109 110 111 113 114
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States External Input Signal Capture when Signal Changes before/ after Standby Mode or Watch Mode ROM Block Diagram of ROM (H8/3802) Socket Adapter Pin Correspondence (with HN27C101) H8/3802 Memory Map in PROM Mode	109 110 111 113 114 116
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5	Power-Down Modes Mode Transition Diagram Standby Mode Transition and Pin States External Input Signal Capture when Signal Changes before/ after Standby Mode or Watch Mode ROM Block Diagram of ROM (H8/3802) Socket Adapter Pin Correspondence (with HN27C101) H8/3802 Memory Map in PROM Mode High-Speed, High-Reliability Programming Flowchart	109 110 111 113 114 116 119
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6	Power-Down Modes Mode Transition Diagram	109 110 111 113 114 116 119 120
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6 Figure 6.7	Power-Down Modes Mode Transition Diagram	109 110 111 113 114 116 120 122
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6 Figure 6.7 Figure 6.8	Power-Down Modes         Mode Transition Diagram         Standby Mode Transition and Pin States         External Input Signal Capture when Signal Changes before/         after Standby Mode or Watch Mode         Block Diagram of ROM (H8/3802)         Socket Adapter Pin Correspondence (with HN27C101)         H8/3802 Memory Map in PROM Mode         High-Speed, High-Reliability Programming Flowchart         PROM Write/Verify Timing         Recommended Screening Procedure         Block Diagram of Flash Memory	109 110 111 113 114 116 119 120 122 123
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6 Figure 6.7 Figure 6.8 ( Figure 6.8)	Power-Down Modes         Mode Transition Diagram         Standby Mode Transition and Pin States         External Input Signal Capture when Signal Changes before/         after Standby Mode or Watch Mode         ROM         Block Diagram of ROM (H8/3802)         Socket Adapter Pin Correspondence (with HN27C101)         H8/3802 Memory Map in PROM Mode         High-Speed, High-Reliability Programming Flowchart         PROM Write/Verify Timing         Recommended Screening Procedure         Block Diagram of Flash Memory         1) Block Configuration of 32-Kbyte Flash Memory	109 110 111 113 114 116 119 120 122 123 124
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6 Figure 6.7 Figure 6.8 ( Figure 6.8 (	Power-Down Modes         Mode Transition Diagram         Standby Mode Transition and Pin States         External Input Signal Capture when Signal Changes before/         after Standby Mode or Watch Mode         ROM         Block Diagram of ROM (H8/3802)         Socket Adapter Pin Correspondence (with HN27C101)         H8/3802 Memory Map in PROM Mode         High-Speed, High-Reliability Programming Flowchart         PROM Write/Verify Timing         Recommended Screening Procedure         Block Diagram of Flash Memory         1) Block Configuration of 32-Kbyte Flash Memory         2) Block Configuration of 16-Kbyte Flash Memory	109 110 111 113 114 116 120 122 122 124 124 131
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6 Figure 6.7 Figure 6.8 ( Figure 6.8 (	Power-Down Modes         Mode Transition Diagram         Standby Mode Transition and Pin States         External Input Signal Capture when Signal Changes before/         after Standby Mode or Watch Mode         ROM         Block Diagram of ROM (H8/3802)         Socket Adapter Pin Correspondence (with HN27C101)         H8/3802 Memory Map in PROM Mode         High-Speed, High-Reliability Programming Flowchart         PROM Write/Verify Timing         Recommended Screening Procedure         Block Diagram of Flash Memory         1) Block Configuration of 32-Kbyte Flash Memory         2) Block Configuration of 16-Kbyte Flash Memory         Programming/Erasing Flowchart Example in User Program Mode	109 110 111 113 114 114 116 120 120 122 123 124 131 133
Section 5 Figure 5.1 Figure 5.2 Figure 5.3 Section 6 Figure 6.1 Figure 6.2 Figure 6.3 Figure 6.4 Figure 6.5 Figure 6.6 Figure 6.7 Figure 6.8 ( Figure 6.9 Figure 6.10	Power-Down Modes         Mode Transition Diagram         Standby Mode Transition and Pin States         External Input Signal Capture when Signal Changes before/         after Standby Mode or Watch Mode         ROM         Block Diagram of ROM (H8/3802)         Socket Adapter Pin Correspondence (with HN27C101)         H8/3802 Memory Map in PROM Mode         High-Speed, High-Reliability Programming Flowchart         PROM Write/Verify Timing         Recommended Screening Procedure         Block Configuration of 32-Kbyte Flash Memory         1) Block Configuration of 16-Kbyte Flash Memory         2) Block Configuration of 16-Kbyte Flash Memory         Programming/Erasing Flowchart Example in User Program Mode         Program/Program-Verify Flowchart         Erase/Erase-Verify Flowchart	109 110 111 113 114 114 116 120 122 123 123 124 131 133 136

Rev. 3.00, 06/03, page xx of xxviii

Figure 6.14	Timing Waveforms in Transition from Memory Read Mode to Another Mode	141
Figure 6.15	Timing Waveforms in CE and OE Enable State Read	142
Figure 6.16	Timing Waveforms in CE and OE Clock System Read	142
Figure 6.17	Timing Waveforms in Auto-Program Mode	144
Figure 6.18	Timing Waveforms in Auto-Erase Mode	145
Figure 6.19	Timing Waveforms in Status Read Mode	146
Figure 6.20	Oscillation Stabilization Time, Boot Program Transfer Time,	
	and Power-Down Sequence	148
Section 7	RAM	
	Block Diagram of RAM (H8/3802)	151
Section 8	I/O Ports	
Figure 8.1	Port 3 Pin Configuration	155
Figure 8.2	Port 4 Pin Configuration	161
Figure 8.3	Input/Output Data Inversion Function	162
Figure 8.4	Port 5 Pin Configuration	165
Figure 8.5	Port 6 Pin Configuration	169
Figure 8.6	Port 7 Pin Configuration	173
Figure 8.7	Port 8 Pin Configuration	175
Figure 8.8	Port 9 Pin Configuration	177
Figure 8.9	Port A Pin Configuration	179
Figure 8.10	Port B Pin Configuration	181
Section 9	Timers	
Figure 9.1	Block Diagram of Timer A	188
Figure 9.2	Block Diagram of Timer F	192
Figure 9.3	Write Access to TCF (CPU $\rightarrow$ TCF)	198
Figure 9.4	Read Access to TCF (TCF $\rightarrow$ CPU)	199
Figure 9.5	TMOFH/TMOFL Output Timing	201
Figure 9.6	Clear Interrupt Request Flag when Interrupt Source Generation Signal is Valid	205
Figure 9.7	Block Diagram of Asynchronous Event Counter	207
Figure 9.8	Example of Software Processing when Using ECH and	
	ECL as 16-Bit Event Counter	216
Figure 9.9	Example of Software Processing when Using ECH and	
	ECL as 8-Bit Event Counters	
-	Event Counter Operation Waveform	
-	Example of Clock Control Operation	
-	Block Diagram of Watchdog Timer	
Figure 9.13	Example of Watchdog Timer Operation	225

#### Rev. 3.00, 06/03, page xxi of xxviii

Section 10	Serial Communication Interface 3 (SCI3)	
Figure 10.1	Block Diagram of SCI3	228
Figure 10.2	Data Format in Asynchronous Communication	242
Figure 10.3	Relationship between Output Clock and	
	Transfer Data Phase (Asynchronous Mode)	
	(Example with 8-Bit Data, Parity, Two Stop Bits)	243
Figure 10.4	Sample SCI3 Initialization Flowchart	247
Figure 10.5	Example SCI3 Operation in Transmission in Asynchronous Mode	
	(8-Bit Data, Parity, One Stop Bit)	248
Figure 10.6	Sample Serial Transmission Flowchart (Asynchronous Mode)	249
Figure 10.7	Example SCI3 Operation in Reception in Asynchronous Mode	
	(8-Bit Data, Parity, One Stop Bit)	251
Figure 10.8	Sample Serial Data Reception Flowchart (Asynchronous Mode) (1)	252
Figure 10.8	Sample Serial Data Reception Flowchart (Asynchronous Mode) (2)	253
Figure 10.9	Data Format in Clocked Synchronous Communication	254
Figure 10.10	Example of SCI3 Operation in Transmission in Clocked Synchronous Mode	255
Figure 10.11	Sample Serial Transmission Flowchart (Clocked Synchronous Mode)	256
Figure 10.12	2 Example of SCI3 Reception Operation in Clocked Synchronous Mode	257
Figure 10.13	Sample Serial Reception Flowchart (Clocked Synchronous Mode)	258
Figure 10.14	Sample Flowchart of Simultaneous Serial Transmit and	
	Receive Operations (Clocked Synchronous Mode)	259
Figure 10.15	Example of Communication Using Multiprocessor Format	
	(Transmission of Data H'AA to Receiving Station A)	261
Figure 10.16	5 Sample Multiprocessor Serial Transmission Flowchart	262
Figure 10.17	Sample Multiprocessor Serial Reception Flowchart (1)	
Figure 10.17	Sample Multiprocessor Serial Reception Flowchart (2)	264
Figure 10.18	Example of SCI3 Operation in Reception Using Multiprocessor Format	
	(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)	265
Figure 10.19	(a) RDRF Setting and RXI Interrupt	267
Figure 10.19	(b) TDRE Setting and TXI Interrupt	
Figure 10.19	(c) TEND Setting and TEI Interrupt	
Figure 10.20	Receive Data Sampling Timing in Asynchronous Mode	270
Figure 10.21	Relation between RDR Read Timing and Data	271
Section 11	10-Bit PWM	
	Block Diagram of 10-Bit PWM	
-	Waveform Output by 10-Bit PWM	
-	A/D Converter	
	Block Diagram of A/D Converter	280
e	Example of A/D Conversion Operation	
-	Flowchart of Procedure for Using A/D Converter (Polling by Software)	
-	Flowchart of Procedure for Using A/D Converter (Poining by Software)	
rigure 12.4	riowenant of riocedure for Using A/D Conventer (Interrupts Used)	200

Rev. 3.00, 06/03, page xxii of xxviii

#### Renesas

Figure 12.5	A/D Conversion Accuracy Definitions (1)	
Figure 12.6	A/D Conversion Accuracy Definitions (2)	
Figure 12.7	Example of Analog Input Circuit	
Section 13	LCD Controller/Driver	
Figure 13.1	Block Diagram of LCD Controller/Driver	
Figure 13.2	Handling of LCD Drive Power Supply when Using 1/2 Duty	
Figure 13.3	LCD RAM Map (1/4 Duty)	
Figure 13.4	LCD RAM Map (1/3 Duty)	
Figure 13.5	LCD RAM Map (1/2 Duty)	
Figure 13.6	LCD RAM Map (Static Mode)	
Figure 13.7	Output Waveforms for Each Duty Cycle (A Waveform)	
Figure 13.8	Output Waveforms for Each Duty Cycle (B Waveform)	
Figure 13.9	Connection of External Split-Resistance	
Section 15	Electrical Characteristics	
Figure 15.1	Clock Input Timing	
Figure 15.2	RES Low Width Timing	
Figure 15.3	Input Timing	
Figure 15.4	SCK3 Input Clock Timing	
Figure 15.5	SCI3 Input/Output Timing in Clocked Synchronous Mode	
Figure 15.6	Output Load Circuit	
Figure 15.7	Resonator Equivalent Circuit	
Figure 15.8	Resonator Equivalent Circuit	
Appendix		
Figure B.1 (	a) Port 3 Block Diagram (Pins P37 and P36)	
Figure B.1 (	b) Port 3 Block Diagram (Pin P35)	
	c) Port 3 Block Diagram (Pins P34 and P33)	
Figure B.1 (	d) Port 3 Block Diagram (Pins P32 and P31)	
Figure B.2 (	a) Port 4 Block Diagram (Pin P43)	
Figure B.2 (	b) Port 4 Block Diagram (Pin P42)	
Figure B.2 (	c) Port 4 Block Diagram (Pin P41)	
Figure B.2 (	d) Port 4 Block Diagram (Pin P40)	
Figure B.3	Port 5 Block Diagram	
Figure B.4	Port 6 Block Diagram	
Figure B.5	Port 7 Block Diagram	
Figure B.6	Port 8 Block Diagram (Pin P80)	
Figure B.7 (	a) Port 9 Block Diagram (Pins P91 and P90)	
	b) Port 9 Block Diagram (Pins P95 to P92)	
Figure B.8	Port A Block Diagram	
Figure B.9	Port B Block Diagram	
Figure E.1	Package Dimensions (FP-64A)	
Figure E.2	Package Dimensions (FP-64E)	


#### Renesas

Figure E.3	Package Dimensions (DP-64S)	395
Figure F.1	Cross-Sectional View of Chip (HCD6433802, HCD6433801,	
	and HCD6433800)	396
Figure F.2	Cross-Sectional View of Chip (HCD64338004, HCD64338003,	
	HCD64338002, HCD64338001, and HCD64338000)	396
Figure F.3	Cross-Sectional View of Chip (HCD64F38004 and HCD64F38002)	397
Figure G.1	Bonding Pad Form (HCD6433802, HCD6433801, HCD6433800,	
	HCD64338004, HCD64338003, HCD64338002, HCD64338001,	
	HCD64338000, HCD64F38004, and HCD64F38002)	398
Figure H.1	Chip Tray Specifications (HCD6433802, HCD6433801, and HCD6433800)	399
Figure H.2	Chip Tray Specifications (HCD64338004, HCD64338003,	
	HCD64338002, HCD64338001, and HCD64338000)	400
Figure H.3	Chip Tray Specifications (HCD64F38004 and HCD64F38002)	401



# Tables

Section 1	Overview	
Table 1.1	Pad Coordinate of HCD6433802, HCD6433801, and HCD6433800	8
Table 1.2	Pad Coordinate of HCD64338004, HCD64338003, HCD64338002,	
	HCD64338001, and HCD64338000	11
Table 1.3	Pad Coordinate of HCD64F38004 and HCD64F38002	14
Table 1.4	Pin Functions	16
Section 2	СРИ	
Table 2.1	Instruction Set	
Table 2.2	Operation Notation	35
Table 2.3	Data Transfer Instructions	
Table 2.4	Arithmetic Operations Instructions	
Table 2.5	Logic Operations Instructions	
Table 2.6	Shift Instructions	
Table 2.7	Bit Manipulation Instructions (1)	41
Table 2.7	Bit Manipulation Instructions (2)	42
Table 2.8	Branch Instructions	44
Table 2.9	System Control Instructions	46
Table 2.10	Block Data Transfer Instructions	47
Table 2.11	Addressing Modes	48
Table 2.12	Effective Address Calculation (1)	51
Table 2.12	Effective Address Calculation (2)	
Table 2.12	Effective Address Calculation (3)	53
Table 2.13	Registers with Shared Addresses	64
Table 2.14	Registers with Write-Only Bits	64
Section 3	Exception Handling	
Table 3.1	Exception Sources and Vector Address	
Table 3.2	Interrupt Wait States	76
Table 3.3	Conditions under which Interrupt Request Flag is Set to 1	79
Section 4	Clock Pulse Generators	
Table 4.1	Crystal Resonator Parameters	
Section 5	Power-Down Modes	
Table 5.1	Operating Frequency and Waiting Time	
Table 5.2	Transition Mode after SLEEP Instruction Execution and Interrupt Handling	
Table 5.3	Internal State in Each Operating Mode	101



#### Section 6 ROM

Table 6.1	Setting to PROM Mode	112
Table 6.2	Mode Selection in PROM Mode (H8/3802)	115
Table 6.3	DC Characteristics	117
Table 6.4	AC Characteristics	118
Table 6.5	Setting Programming Modes	128
Table 6.6	Boot Mode Operation	130
Table 6.7	Oscillation Frequencies for which Automatic Adjustment of	
	LSI Bit Rate is Possible (f <sub>OSC</sub> )	131
Table 6.8	Reprogram Data Computation Table	134
Table 6.9	Additional-Program Data Computation Table	134
Table 6.10	Programming Time	134
Table 6.11	Command Sequence in Programmer Mode	138
Table 6.12	AC Characteristics in Transition to Memory Read Mode	140
Table 6.13	AC Characteristics in Transition from Memory Read Mode to Another Mode	141
Table 6.14	AC Characteristics in Memory Read Mode	141
Table 6.15	AC Characteristics in Auto-Program Mode	143
Table 6.16	AC Characteristics in Auto-Erase Mode	145
Table 6.17	AC Characteristics in Status Read Mode	146
Table 6.18	Return Codes in Status Read Mode	147
Table 6.19	Status Polling Output	147
Table 6.20	Stipulated Transition Times to Command Wait State	148
Table 6.21	Flash Memory Operating States	149
Section 8	I/O Ports	
Table 8.1	Port Functions	154
Section 9	Timers	
Table 9.1	Timer Functions	186
Table 9.2	Timer A Operating States	190
Table 9.3	Pin Configuration	192
Table 9.4	Timer F Operating States	202
Table 9.5	Pin Configuration	208
Table 9.6	Examples of Event Counter PWM Operation	218
Table 9.7	Operating States of Asynchronous Event Counter	220
Table 9.8	Operating States of Watchdog Timer	225
Section 10	Serial Communication Interface 3 (SCI3)	
Table 10.1	Pin Configuration	229
Table 10.2	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)	
Table 10.2	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)	
Table 10.3	Relation between n and Clock	
Table 10.4	Maximum Bit Rate for Each Frequency (Asynchronous Mode)	
Table 10.5	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)	239

Rev. 3.00, 06/03, page xxvi of xxviii

)240

#### Appendix

Table A.1	Instruction Set	
Table A.2	Operation Code Map	
Table A.3	Number of States Required for Execution	
Table A.4	Number of Cycles in Each Instruction	
Table C.1	Port States	
Table D.1	Product Code Lineup of H8/3802 Group	
Table D.2	Product Code Lineup of H8/38004 Group	



### Section 1 Overview

#### 1.1 Features

- High-speed H8/300L central processing unit Upward-compatible with H8/300 CPU on an object level Sixteen 8-bit general registers (Can be used as eight 16-bit general registers) 55 basic instructions
- Various peripheral functions
   Timer A (can be used as a time base for a clock)
   Timer F (16-bit timer)
   Asynchronous event counter (16-bit timer)
   Watchdog timer (WDT) (H8/38004 Group only)
   SCI3 (Asynchronous or clocked synchronous serial communication interface)
   10-bit PWM
   10-bit A/D converter
   LCD controller/driver
- On-chip memory

Product Class	ification	Model	ROM	RAM
Flash memory version	H8/38004	HD64F38004	32 kbytes	1 kbyte
(F-ZTAT <sup>™</sup> version* <sup>1</sup> )	H8/38002	HD64F38002	16 kbytes	1 kbyte
PROM version	H8/3802	HD6473802	16 kbytes	1 kbyte
(ZTAT version* <sup>2</sup> )				
Mask ROM version	H8/3802	HD6433802	16 kbytes	1 kbyte
	H8/3801	HD6433801	12 kbytes	512 bytes
	H8/3800	HD6433800	8 kbytes	512 bytes
	H8/38004	HD64338004	32 kbytes	1 kbyte
	H8/38003	HD64338003	24 kbytes	1 kbyte
	H8/38002	HD64338002	16 kbytes	1 kbyte
	H8/38001	HD64338001	12 kbytes	512 bytes
	H8/38000	HD64338000	8 kbytes	512 bytes
Th				

Notes: 1. F-ZTAT<sup>™</sup> is a trademark of Renesas Technology Corp.

2. ZTAT is a trademark of Renesas Technology Corp.

#### Renesas

- General I/O ports
   I/O pins: 39 I/O pins
   Input-only pins: 5 input pins
   Output-only pins: 6 output pins
- Supports various power-down modes
- Compact package

Package	Code	Body Size	Pin Pitch
QFP-64	FP-64A	14.0  imes 14.0  mm	0.8 mm
LQFP-64	FP-64E	10.0  imes 10.0  mm	0.5 mm
DP-64S	DP-64S	17.0 imes 57.6 mm	1.0 mm
Die	—	_	_

The DP-64S package is only for the H8/3802 Group.



#### 1.2 Internal Block Diagram




Figure 1.1 Internal Block Diagram of H8/3802 Group

# Rev. 3.00, 06/03, page 3 of 408




Figure 1.2 Internal Block Diagram of H8/38004 Group






Figure 1.3 Pin Arrangement of H8/3802 and H8/38004 Group (FP-64A, FP-64E)

#### Renesas




Figure 1.4 Pin Arrangement of H8/3802 Group (DP-64S)




Figure 1.5 Pad Arrangement of HCD6433802, HCD6433801, and HCD6433800 (Top View)

Pad		Coordinate		Pad		Coordinat	
No.	Pad Name	X (μm)	Υ (μm)	No.	Pad Name	X (μm)	Υ (μ
1	PB3/IRQ1/AN3	-1677	1495	32	P71/SEG18	1400	-174
2	X1	-1677	1084	33	P70/SEG17	1578	-17
3	X2	-1677	943	34	P67/SEG16	1677	-14
4	AVss	-1677	765	35	P66/SEG15	1677	-11
5	Vss	-1677	619	36	P65/SEG14	1677	-95
6	OSC2	-1677	488	37	P64/SEG13	1677	-80
7	OSC1	-1677	356	38	P63/SEG12	1677	-60
8	TEST	-1677	225	39	P62/SEG11	1677	-45
9	RES	-1677	94	40	P61/SEG10	1677	-31
10	P31/TMOFL	-1677	-40	41	P60/SEG9	1677	-16
11	P32/TMOFH	-1677	-176	42	P57/WKP7/SEG8	1677	-11
12	P33	-1677	-313	43	P56/WKP6/SEG7	1677	121
13	P34	-1677	-450	44	P55/WKP5/SEG6	1677	252
14	P35	-1677	-587	45	P54/WKP4/SEG5	1677	383
15	P36/AEVH	-1677	-943	46	P53/WKP3/SEG4	1677	801
16	P37/AEVL	-1677	-1083	47	P52/WKP2/SEG3	1677	950
17	Vcc	-1677	-1404	48	P51/WKP1/SEG2	1677	119
18	V1	-1578	-1742	49	P50/WKP0/SEG1	1677	140
19	V2	-1339	-1742	50	P90/PWM1	1578	174
20	V3	-1193	-1742	51	P91/PWM2	1411	174
21	PA3/COM4	-1049	-1742	52	P92	1193	174
22	PA2/COM3	-850	-1742	53	P93	1051	174
23	PA1/COM2	-400	-1742	54	P94	850	174
24	PA0/COM1	-200	-1742	55	P95	650	174
25	P80/SEG25	0	-1742	56	Vss	400	174
26	P77/SEG24	320	-1742	57	IRQAEC	200	174
27	P76/SEG23	451	-1742	58	P40/SCK32	-298	174
28	P75/SEG22	583	-1742	59	P41/RXD32	-435	174
29	P74/SEG21	850	-1742	60	P42/TXD32	-572	174
30	P73/SEG20	1051	-1742	61	P43/IRQ0	-752	174
31	P72/SEG19	1193	-1742	62	AVcc	-1036	174

#### Table 1.1Pad Coordinate of HCD6433802, HCD6433801, and HCD6433800

Pad		Coor	rdinate	Pad		Cool	rdinate
No.	Pad Name	X (μm)	Υ (μm)	No.	Pad Name	X (μm)	Υ (μm)
63	PB0/AN0	-1170	1742	65	PB2/AN2	-1578	1742
64	PB1/AN1	-1400	1742				

Note: The power supply (Vss) pads in pad numbers 4, 5, and 56 must not be open but connected. The TEST pad in pad number 8 must be connected to the Vss voltage level. If not, this LSI does not operate correctly. The coordinate values indicate center positions of pads and the accuracy is  $\pm 5 \mu m$ . The home-point position is center of the chip and the center is located at half the distance between the upper and lower pads and left and right pads.






Figure 1.6 Pad Arrangement of HCD64338004, HCD64338003, HCD64338002, HCD64338001, and HCD64338000 (Top View)

Pad		Coo	rdinate	_ Pad		Cool	rdinate	
No.	Pad Name	X (μm)	Υ (μm)	No.	Pad Name	X (μm)	Υ (μn	
1	PB3/IRQ1/AN3	-1224	1214	32	P70/SEG17	913	-1484	
2	X1	-1224	957	33	P67/SEG16	1215	-1194	
3	X2	-1224	786	34	P66/SEG15	1215	-1080	
4	Vss = AVss	-1224	596	35	P65/SEG14	1215	-909	
5	OSC2	-1224	406	36	P64/SEG13	1215	-738	
6	OSC1	-1224	234	37	P63/SEG12	1215	-566	
7	TEST	-1224	120	38	P62/SEG11	1215	-395	
8	RES	-1224	6	39	P61/SEG10	1215	-224	
9	P31/TMOFL	-1224	-108	40	P60/SEG9	1215	-52	
10	P32/TMOFH	-1224	-222	41	P57/WKP7/SEG8	1215	119	
11	P33	-1224	-336	42	P56/WKP6/SEG7	1215	233	
12	P34	-1224	-450	43	P55/WKP5/SEG6	1215	404	
13	P35	-1224	-564	44	P54/WKP4/SEG5	1215	576	
14	P36/AEVH	-1224	-678	45	P53/WKP3/SEG4	1215	747	
15	P37/AEVL	-1224	-849	46	P52/WKP2/SEG3	1215	919	
16	Vcc	-1224	-1142	47	P51/WKP1/SEG2	1215	1090	
17	V1	-922	-1484	48	P50/WKP0/SEG1	1215	1206	
18	V2	-799	-1484	49	P90/PWM1	913	1494	
19	V3	-676	-1484	50	P91/PWM2	790	1494	
20	PA3/COM4	-553	-1484	51	P92	667	1494	
21	PA2/COM3	-430	-1484	52	P93	544	1494	
22	PA1/COM2	-307	-1484	53	P94	421	1494	
23	PA0/COM1	-185	-1484	54	P95	299	1494	
24	P80/SEG25	-62	-1484	55	Vss	176	1494	
25	P77/SEG24	53	-1484	56	IRQAEC	37	1494	
26	P76/SEG23	176	-1484	57	P40/SCK32	-77	1494	
27	P75/SEG22	299	-1484	58	P41/RXD32	-200	1494	
28	P74/SEG21	421	-1484	59	P42/TXD32	-323	1494	
29	P73/SEG20	544	-1484	60	P43/IRQ0	-446	1494	
30	P72/SEG19	667	-1484	61	AVcc	-569	1494	
31	P71/SEG18	790	-1484	62	PB0/AN0	-692	1494	

#### Table 1.2 Pad Coordinate of HCD64338004, HCD64338003, HCD64338002, HCD64338001, and HCD64338000

RENESAS

Rev. 3.00, 06/03, page 11 of 408

Pad		Coor	rdinate	Pad		Coor	dinate
No.	Pad Name	X (μm)	Υ (μm)	No.	Pad Name	X (μm)	Υ (μm)
63	PB1/AN1	-815	1494	64	PB2/AN2	-937	1494

Note: The power supply (Vss) pads in pad numbers 4 and 55 must not be open but connected. The TEST pad in pad number 7 must be connected to the Vss voltage level. If not, this LSI does not operate correctly. The coordinate values indicate center positions of pads and the accuracy is  $\pm 5 \ \mu m$ . The home-point position is center of the chip and the center is located at half the distance between the upper and lower pads and left and right pads.






Figure 1.7 Pad Arrangement of HCD64F38004 and HCD64F38002 (Top View)



No.         Pad Name         X (µm)         Y (µm)         No.         Pad Name         X (µm)           1         PB3/IRQT/AN3         -1915         1490         32         P71/SEG18         1411           2         X1         -1915         1182         33         P70/SEG17         1628           3         X2         -1915         1022         34         P67/SEG16         1914           4         Vss         -1915         786         36         P65/SEG14         1914           5         Vss = AVss         -1915         648         37         P64/SEG13         1914           6         OSC2         -1915         495         38         P63/SEG12         1914           8         TEST         -1915         96         40         P61/SEG10         1914           10         P31/TMOFL         -1915         -302         42         P57/WKP7/SEG8         1914           11         P32/TMOFH         -1915         -486         43         P56/WKP6/SEG7         1914           13         P34         -1915         -1247         44         P55/WKP5/SEG6         1914           14         P35         -1915         -1247	Pad		Coordinate		Pad		Coo	rd
2         X1         -1915         1182         33         P70/SEG17         1628           3         X2         -1915         1022         34         P67/SEG16         1914           4         Vss         -1915         926         35         P66/SEG15         1914           5         Vss = AVss         -1915         786         36         P65/SEG14         1914           6         OSC2         -1915         648         37         P64/SEG13         1914           7         OSC1         -1915         495         38         P63/SEG12         1914           8         TEST         -1915         295         39         P62/SEG11         1914           9         RES         -1915         96         40         P61/SEG10         1914           10         P31/TMOFL         -1915         -103         41         P60/SEG3         1914           11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -657         44         P55/WKP5/SEG6         1914           14         P35         -1915         -1438         48		Pad Name	X (μm)	Υ (μm)		Pad Name	X (μm)	
3         X2         -1915         1022         34         P67/SEG16         1914           4         Vss         -1915         926         35         P66/SEG15         1914           5         Vss = AVss         -1915         786         36         P65/SEG14         1914           6         OSC2         -1915         648         37         P64/SEG13         1914           7         OSC1         -1915         495         38         P63/SEG12         1914           8         TEST         -1915         295         39         P62/SEG11         1914           9         RES         -1915         -103         41         P60/SEG9         1914           10         P31/TMOFL         -1915         -302         42         P57/WKP7/SEG8         1914           11         P33         -1915         -657         44         P55/WKP5/SEG6         1914           13         P34         -1915         -1247         47         P52/WKP3/SEG3         1914           14         P35         -1915         -1438         48         P51/WKP3/SEG1         1914           16         P37/AEVL         -1915         -1438         <	1	PB3/IRQ1/AN3	-1915	1490	32	P71/SEG18	1411	
4Vss-191592635P66/SEG1519145Vss = AVss-191578636P65/SEG1419146OSC2-191564837P64/SEG1319147OSC1-191549538P63/SEG1219148TEST-191529539P62/SEG1119149RES-19159640P61/SEG10191410P31/TMOFL-1915-10341P60/SEG9191411P32/TMOFH-1915-30242P57/WKP7/SEG8191412P33-1915-48643P56/WKP6/SEG7191413P34-1915-65744P55/WKP5/SEG6191414P35-1915-75045P54/WKP4/SEG5191415P36/AEVH-1915-124747P52/WKP3/SEG4191416P37/AEVL-1915-124747P52/WKP3/SEG2191417Vcc-1915-143848P51/WKP1/SEG2191418V1-1623-177950P90/PWM1162820V3-1189-177951P91/PWM2136821PA3/COM4-973-177952P92111322PA2/COM3-756-177953P9397623PA1/COM2-539-177954P9475924PA0/COM1-323-177958P4	2	X1	-1915	1182	33	P70/SEG17	1628	
5         Vss = AVss         -1915         786         36         P65/SEG14         1914           6         OSC2         -1915         648         37         P64/SEG13         1914           7         OSC1         -1915         495         38         P63/SEG12         1914           8         TEST         -1915         295         39         P62/SEG11         1914           9         RES         -1915         96         40         P61/SEG10         1914           10         P31/TMOFL         -1915         -103         41         P60/SEG9         1914           11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -657         44         P55/WKP5/SEG6         1914           13         P34         -1915         -750         45         P54/WKP4/SEG5         1914           15         P36/AEVH         -1915         -1247         47         P52/WKP2/SEG3         1914           16         P37/AEVL         -1915         -1438         48         P51/WKP1/SEG2         1914           17         Vcc         -1915         -14	3	X2	-1915	1022	34	P67/SEG16	1914	
6         OSC2         -1915         648         37         P64/SEG13         1914           7         OSC1         -1915         495         38         P63/SEG12         1914           8         TEST         -1915         295         39         P62/SEG11         1914           9         RES         -1915         96         40         P61/SEG10         1914           10         P31/TMOFL         -1915         -103         41         P60/SEG9         1914           11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -657         44         P55/WKP5/SEG6         1914           13         P34         -1915         -750         45         P54/WKP4/SEG5         1914           14         P35         -1915         -1247         47         P52/WKP3/SEG4         1914           16         P37/AEVL         -1915         -1438         48         P51/WKP1/SEG2         1914           18         V1         -1623         -1779         50         P90/PWM1         1628           20         V3         -1189         -1779	4	Vss	-1915	926	35	P66/SEG15	1914	
7         OSC1         -1915         495         38         P63/SEG12         1914           8         TEST         -1915         295         39         P62/SEG11         1914           9         RES         -1915         96         40         P61/SEG10         1914           10         P31/TMOFL         -1915         -103         41         P60/SEG9         1914           11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -657         44         P55/WKP5/SEG6         1914           13         P34         -1915         -750         45         P54/WKP4/SEG5         1914           14         P35         -1915         -750         45         P54/WKP4/SEG5         1914           15         P36/AEVH         -1915         -1247         47         P52/WKP2/SEG3         1914           16         P37/AEVL         -1915         -1438         48         P51/WKP1/SEG2         1914           18         V1         -1623         -1779         50         P90/PWM1         1628           20         V3         -1189         -1779	5	Vss = AVss	-1915	786	36	P65/SEG14	1914	
8         TEST         -1915         295         39         P62/SEG11         1914           9         RES         -1915         96         40         P61/SEG10         1914           10         P31/TMOFL         -1915         -103         41         P60/SEG9         1914           11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -657         44         P55/WKP5/SEG6         1914           13         P34         -1915         -657         44         P55/WKP5/SEG6         1914           14         P35         -1915         -750         45         P54/WKP3/SEG4         1914           15         P36/AEVH         -1915         -1247         47         P52/WKP2/SEG3         1914           16         P37/AEVL         -1915         -1438         48         P51/WKP1/SEG2         1914           17         Vcc         -1915         -1438         48         P51/WKP1/SEG2         1914           18         V1         -1623         -1779         50         P90/PWM1         1628           20         V3         -1189 <td< td=""><td>6</td><td>OSC2</td><td>-1915</td><td>648</td><td>37</td><td>P64/SEG13</td><td>1914</td><td></td></td<>	6	OSC2	-1915	648	37	P64/SEG13	1914	
9         RES         -1915         96         40         P61/SEG10         1914           10         P31/TMOFL         -1915         -103         41         P60/SEG9         1914           11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -486         43         P56/WKP6/SEG7         1914           13         P34         -1915         -657         44         P55/WKP5/SEG6         1914           14         P35         -1915         -750         45         P54/WKP4/SEG5         1914           15         P36/AEVH         -1915         -1247         47         P52/WKP2/SEG2         1914           16         P37/AEVL         -1915         -1438         48         P51/WKP1/SEG2         1914           17         Vcc         -1915         -1438         48         P51/WKP2/SEG1         1914           18         V1         -1623         -1779         50         P90/PWM1         1628           20         V3         -1189         -1779         51         P91/PWM2         1368           21         PA3/COM4         -973	7	OSC1	-1915	495	38	P63/SEG12	1914	
10         P31/TMOFL         -1915         -103         41         P60/SEG9         1914           11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -486         43         P56/WKP6/SEG7         1914           13         P34         -1915         -657         44         P55/WKP5/SEG6         1914           14         P35         -1915         -750         45         P54/WKP3/SEG4         1914           15         P36/AEVH         -1915         -1247         47         P52/WKP3/SEG2         1914           16         P37/AEVL         -1915         -1438         48         P51/WKP1/SEG2         1914           17         Vcc         -1915         -1438         48         P51/WKP0/SEG1         1914           18         V1         -1623         -1779         50         P90/PWM1         1628           20         V3         -1189         -1779         51         P91/PWM2         1368           21         PA3/COM4         -973         -1779         52         P92         1113           22         PA2/COM3         -756	8	TEST	-1915	295	39	P62/SEG11	1914	
11         P32/TMOFH         -1915         -302         42         P57/WKP7/SEG8         1914           12         P33         -1915         -486         43         P56/WKP6/SEG7         1914           13         P34         -1915         -657         44         P55/WKP5/SEG6         1914           14         P35         -1915         -750         45         P54/WKP4/SEG5         1914           15         P36/AEVH         -1915         -1247         47         P52/WKP5/SEG2         1914           16         P37/AEVL         -1915         -1438         48         P51/WKP1/SEG2         1914           17         Vcc         -1915         -1438         48         P51/WKP1/SEG2         1914           18         V1         -1623         -1779         50         P90/PWM1         1628           20         V3         -1189         -1779         51         P91/PWM2         1368           21         PA3/COM4         -973         -1779         52         P92         1113           22         PA2/COM3         -756         -1779         54         P94         759           24         PA0/COM1         -323 <td< td=""><td>9</td><td>RES</td><td>-1915</td><td>96</td><td>40</td><td>P61/SEG10</td><td>1914</td><td></td></td<>	9	RES	-1915	96	40	P61/SEG10	1914	
12         P33         -1915         -486         43         P56/WKP6/SEG7         1914           13         P34         -1915         -657         44         P55/WKP5/SEG6         1914           14         P35         -1915         -750         45         P54/WKP3/SEG4         1914           15         P36/AEVH         -1915         -1247         47         P52/WKP3/SEG2         1914           16         P37/AEVL         -1915         -1247         47         P52/WKP3/SEG2         1914           17         Vcc         -1915         -1438         48         P51/WKP1/SEG2         1914           18         V1         -1623         -1779         49         P50/WKP0/SEG1         1914           19         V2         -1406         -1779         50         P90/PWM1         1628           20         V3         -1189         -1779         51         P91/PWM2         1368           21         PA3/COM4         -973         -1779         52         P92         1113           22         PA2/COM3         -756         -1779         53         P93         976           23         PA1/COM2         -539         -1779	10	P31/TMOFL	-1915	-103	41	P60/SEG9	1914	
13       P34       -1915       -657       44       P55/WKP5/SEG6       1914         14       P35       -1915       -750       45       P54/WKP4/SEG5       1914         15       P36/AEVH       -1915       -989       46       P53/WKP3/SEG4       1914         16       P37/AEVL       -1915       -1247       47       P52/WKP2/SEG3       1914         17       Vcc       -1915       -1438       48       P51/WKP1/SEG2       1914         18       V1       -1623       -1779       49       P50/WKP0/SEG1       1914         19       V2       -1406       -1779       50       P90/PWM1       1628         20       V3       -1189       -1779       51       P91/PWM2       1368         21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779	11	P32/TMOFH	-1915	-302	42	P57/WKP7/SEG8	1914	
14       P35       -1915       -750       45       P54/WKP4/SEG5       1914         15       P36/AEVH       -1915       -989       46       P53/WKP3/SEG4       1914         16       P37/AEVL       -1915       -1247       47       P52/WKP2/SEG3       1914         17       Vcc       -1915       -1438       48       P51/WKP1/SEG2       1914         18       V1       -1623       -1779       49       P50/WKP0/SEG1       1914         19       V2       -1406       -1779       50       P90/PWM1       1628         20       V3       -1189       -1779       51       P91/PWM2       1368         21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779	12	P33	-1915	-486	43	P56/WKP6/SEG7	1914	
15       P36/AEVH       -1915       -989       46       P53/WKP3/SEG4       1914         16       P37/AEVL       -1915       -1247       47       P52/WKP2/SEG3       1914         17       Vcc       -1915       -1438       48       P51/WKP1/SEG2       1914         18       V1       -1623       -1779       49       P50/WKP0/SEG1       1914         19       V2       -1406       -1779       50       P90/PWM1       1628         20       V3       -1189       -1779       51       P91/PWM2       1368         21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779	13	P34	-1915	-657	44	P55/WKP5/SEG6	1914	
16P37/AEVL-1915-124747P52/WKP2/SEG3191417Vcc-1915-143848P51/WKP1/SEG2191418V1-1623-177949P50/WKP0/SEG1191419V2-1406-177950P90/PWM1162820V3-1189-177951P91/PWM2136821PA3/COM4-973-177952P92111322PA2/COM3-756-177953P9397623PA1/COM2-539-177954P9475924PA0/COM1-323-177955P9554225P80/SEG25-106-177956Vss32426P77/SEG24111-177957IRQAEC9627P76/SEG23328-177958P40/SCK32-10928P75/SEG22544-177959P41/RXD32-32729P74/SEG21761-177960P42/TXD32-54530P73/SEG20978-177961P43/IRQ0-762	14	P35	-1915	-750	45	P54/WKP4/SEG5	1914	
17       Vcc       -1915       -1438       48       P51/WKP1/SEG2       1914         18       V1       -1623       -1779       49       P50/WKP0/SEG1       1914         19       V2       -1406       -1779       50       P90/PWM1       1628         20       V3       -1189       -1779       51       P91/PWM2       1368         21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG22       544       -1779       59       P41/RXD32       -327         29       P74/SEG21       761       -1779       60<	15	P36/AEVH	-1915	-989	46	P53/WKP3/SEG4	1914	
18       V1       -1623       -1779       49       P50/WKP0/SEG1       1914         19       V2       -1406       -1779       50       P90/PWM1       1628         20       V3       -1189       -1779       51       P91/PWM2       1368         21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG22       544       -1779       59       P41/RXD32       -327         29       P74/SEG21       761       -1779       60       P42/TXD32       -545         30       P73/SEG20       978       -1779       61<	16	P37/AEVL	-1915	-1247	47	P52/WKP2/SEG3	1914	
19       V2       -1406       -1779       50       P90/PWM1       1628         20       V3       -1189       -1779       51       P91/PWM2       1368         21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG22       544       -1779       59       P41/RXD32       -327         29       P74/SEG21       761       -1779       60       P42/TXD32       -545         30       P73/SEG20       978       -1779       61       P43/IRQ0       -762	17	Vcc	-1915	-1438	48	P51/WKP1/SEG2	1914	
20       V3       -1189       -1779       51       P91/PWM2       1368         21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG22       544       -1779       59       P41/RXD32       -327         29       P74/SEG21       761       -1779       60       P42/TXD32       -545         30       P73/SEG20       978       -1779       61       P43/IRQ0       -762	18	V1	-1623	-1779	49	P50/WKP0/SEG1	1914	
21       PA3/COM4       -973       -1779       52       P92       1113         22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG21       761       -1779       60       P42/TXD32       -327         29       P74/SEG21       761       -1779       60       P43/IRQ0       -762         30       P73/SEG20       978       -1779       61       P43/IRQ0       -762	19	V2	-1406	-1779	50	P90/PWM1	1628	
22       PA2/COM3       -756       -1779       53       P93       976         23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG22       544       -1779       59       P41/RXD32       -327         29       P74/SEG21       761       -1779       60       P42/TXD32       -545         30       P73/SEG20       978       -1779       61       P43/IRQ0       -762	20	V3	-1189	-1779	51	P91/PWM2	1368	
23       PA1/COM2       -539       -1779       54       P94       759         24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG22       544       -1779       59       P41/RXD32       -327         29       P74/SEG21       761       -1779       60       P42/TXD32       -545         30       P73/SEG20       978       -1779       61       P43/IRQ0       -762	21	PA3/COM4	-973	-1779	52	P92	1113	
24       PA0/COM1       -323       -1779       55       P95       542         25       P80/SEG25       -106       -1779       56       Vss       324         26       P77/SEG24       111       -1779       57       IRQAEC       96         27       P76/SEG23       328       -1779       58       P40/SCK32       -109         28       P75/SEG22       544       -1779       59       P41/RXD32       -327         29       P74/SEG21       761       -1779       60       P42/TXD32       -545         30       P73/SEG20       978       -1779       61       P43/IRQ0       -762	22	PA2/COM3	-756	-1779	53	P93	976	
25         P80/SEG25         -106         -1779         56         Vss         324           26         P77/SEG24         111         -1779         57         IRQAEC         96           27         P76/SEG23         328         -1779         58         P40/SCK32         -109           28         P75/SEG22         544         -1779         59         P41/RXD32         -327           29         P74/SEG21         761         -1779         60         P42/TXD32         -545           30         P73/SEG20         978         -1779         61         P43/IRQ0         -762	23	PA1/COM2	-539	-1779	54	P94	759	
26         P77/SEG24         111         -1779         57         IRQAEC         96           27         P76/SEG23         328         -1779         58         P40/SCK32         -109           28         P75/SEG22         544         -1779         59         P41/RXD32         -327           29         P74/SEG21         761         -1779         60         P42/TXD32         -545           30         P73/SEG20         978         -1779         61         P43/IRQ0         -762	24	PA0/COM1	-323	-1779	55	P95	542	
27P76/SEG23328-177958P40/SCK32-10928P75/SEG22544-177959P41/RXD32-32729P74/SEG21761-177960P42/TXD32-54530P73/SEG20978-177961P43/IRQ0-762	25	P80/SEG25	-106	-1779	56	Vss	324	
28         P75/SEG22         544         -1779         59         P41/RXD32         -327           29         P74/SEG21         761         -1779         60         P42/TXD32         -545           30         P73/SEG20         978         -1779         61         P43/IRQ0         -762	26	P77/SEG24	111	-1779	57	IRQAEC	96	
29         P74/SEG21         761         -1779         60         P42/TXD32         -545           30         P73/SEG20         978         -1779         61         P43/IRQ0         -762	27	P76/SEG23	328	-1779	58	P40/SCK32	-109	
30 P73/SEG20 978 -1779 61 P43/IRQ0 -762	28	P75/SEG22	544	-1779	59	P41/RXD32	-327	
	29	P74/SEG21	761	-1779	60	P42/TXD32	-545	
31 P72/SEG19 1194 -1779 62 AVcc -980	30	P73/SEG20	978	-1779	61	P43/IRQ0	-762	
	31	P72/SEG19	1194	-1779	62	AVcc	-980	

#### Table 1.3 Pad Coordinate of HCD64F38004 and HCD64F38002

Pad		Cool	rdinate	Pad		Cool	rdinate
No.	Pad Name	X (μm)	Υ (μm)	No.	Pad Name	X (μm)	Υ (μm)
63	PB0/AN0	-1198	1779	65	PB2/AN2	-1613	1779
64	PB1/AN1	-1414	1779				

Note: The power supply (Vss) pads in pad numbers 4, 5, and 56 must not be open but connected. The TEST pad in pad number 8 must be connected to the Vss voltage level. If not, this LSI does not operate correctly. The coordinate values indicate center positions of pads and the accuracy is  $\pm 5 \mu m$ . The home-point position is center of the chip and the center is located at half the distance between the upper and lower pads and left and right pads.



# **1.4 Pin Functions**

#### Table 1.4Pin Functions

		Pii	n <b>No</b> .				
Туре	Symbol	FP-64A, FP-64E	DP-64S	Pad No.* <sup>1</sup> * <sup>3</sup>	Pad No.* <sup>2</sup>	I/O	Functions
Power source pins	$V_{cc}$	16	24	17	16	Input	Power supply pin. Connect this pin to the system power supply.
	V <sub>ss</sub>	/ <sub>ss</sub> 4 (= AV <sub>ss</sub> ) 12 (= / 55 63		4 5 56	4 55	Input	Ground pin. Connect this pin to the system power supply (0V).
	AV <sub>cc</sub>	61	5	62	61	Input	Analog power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	AV <sub>ss</sub>	4 (= V <sub>ss</sub> )	12 (= V <sub>ss</sub> )	4 5	4	Input	Ground pin for the A/D converter. Connect this pin to the system power supply (0 V).
	V1	17	25	18	17	Input	Power supply pin for the LCD
	V2	18	26	19 00	18		controller/driver.
	V3	19	27	20	19		
Clock pins	OSC1	6	14	7	6	Input	These pins connect to a crystal or ceramic resonator for system
	OSC2	5	13	6	5	Output	clocks, or can be used to input an external clock.
							See section 4, Clock Pulse Generators, for a typical connection.
	X1	2	10	2	2	Input	These pins connect to a 32.768-
	X2	3	11	3	3	Output	or 38.4-kHz crystal resonator for subclocks.
							See section 4, Clock Pulse Generators, for a typical connection.
System control	RES	8	16	9	8	Input	Reset pin. When this driven low, the chip is reset.
	TEST	7	15	88	7	Input	Test pin. Connect this pin to $V_{\mbox{\tiny ss}}.$ Users cannot use this pin.
Interrupt	IRQ0	60	4	61	60	Input	External interrupt request input
pins	IRQ1	1	9	1	1		pins. Can select the rising or falling edge.



		Pi	n No.				
Туре	Symbol	FP-64A, DP-64S FP-64E		Pad No.* <sup>1</sup> * <sup>3</sup>	Pad No.* <sup>2</sup>	I/O	Functions
Interrupt pins	IRQAEC	56	64	57	56	Input	Asynchronous event counter interrupt input pin. Enables asynchronous event input.
	WKP7 to WKP0	41 to 48	49 to 56	42 to 49	41 to 48	Input	Wakeup interrupt request input pins. Can select the rising or falling edge.
Timer	AEVL AEVH	15 14	23 22	16 15	15 14	Input	This is an event input pin for input to the asynchronous event counter.
	TMOFL	9	17	10	9	Output	This is an output pin for waveforms generated by the timer FL output compare function.
	TMOFH	10	18	11	10	Output	This is an output pin for waveforms generated by the timer FH output compare function.
10-bit PWM	PWM1	49	57	50	49	Output	These are output pins for
	PWM2	50	58	51	50	-	waveforms generated by the channel 1 and 2 10-bit PWMs.
I/O ports	P37 to P31	15 to 9	23 to 17	16 to 10	15 to 9	I/O	7-bit I/O port. Input or output can be designated for each bit by means of the port control register 3 (PCR3). When the on- chip emulator is used, pins P33, P34, and P35 are unavailable to the user because they are used exclusively by the on-chip emulator.
	P43	60	4	61	60	Input	1-bit input port.
	P42 to P40	59 to 57	3 to 1	60 to 58	59 to 57	I/O	3-bit I/O port. Input or output can be designated for each bit by means of the port control register 4 (PCR4).
	P57 to P50	41 to 48	49 to 56	42 to 49	41 to 48	I/O	8-bit I/O port. Input or output can be designated for each bit by means of the port control register 5 (PCR5).

Туре	Symbol	FP-64A,	DP-64S	- Pad	Pad		
	• ;	FP-64E		No.* <sup>1</sup> * <sup>3</sup>	No.* <sup>2</sup>	I/O	Functions
	P67 to P60	33 to 40	41 to 48	34 to 41	33 to 40	I/O	8-bit I/O port. Input or output can be designated for each bit by means of the port control register 6 (PCR6).
	P77 to P70	25 to 32	33 to 40	26 to 33	25 to 32	I/O	8-bit I/O port. Input or output can be designated for each bit by means of the port control register 7 (PCR7).
_	P80	24	32	25	24	I/O	1-bit I/O port. Input or output can be designated for each bit by means of the port control register 8 (PCR8).
	P95 to P90	54 to 49	62 to 57	55 to 50	54 to 49	Output	6-bit output port. When the on- chip emulator is used, pin P95 is unavailable to the user because it is used exclusively by the on- chip emulator. In the F-ZTAT version, pin P95 should not be open but pulled up to go high in user mode.
	PA3 to PA0	20 to 23	28 to 31	21 to 24	20 to 23	I/O	4-bit I/O port. Input or output can be designated for each bit by means of the port control register A (PCRA).
	PB3 to PB0	1, 64 to 62	9 to 6	1, 65 to 63	1, 64 to 62	Input	4-bit input port.
Serial com-	RXD32	58	2	59	58	Input	Receive data input pin.
munication	TXD32	59	3	60	59	Output	Transmit data output pin.
	SCK32	57	1	58	57	I/O	Clock I/O pin.
	AN3 to AN0	1, 64 to 62	9 to 6	1, 65 to 63	1, 64 to 62	Input	Analog data input pins.
controller/	COM4 to COM1	20 to 23	28 to 31	21 to 24	20 to 23	Output	LCD common output pins.
	SEG25 to SEG1	24 to 48	32 to 56	25 to 49	24 to 48	Output	LCD segment output pins.

3. Pad number for HCD64F38004 and HCD64F38002

# Section 2 CPU

The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit registers. Its concise instruction set is designed for high-speed operation.

### 2.1 Features

- General-register architecture
  - Sixteen 8-bit general registers, also usable as eight 16-bit registers
- Fifty-five basic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@Rn]
  - Register indirect with displacement [@(d:16,Rn)]
  - Register indirect with post-increment or pre-decrement [@Rn+ or @-Rn]
  - Absolute address [@aa:8 or @aa:16]
  - Immediate [#xx:8 or #xx:16]
  - Program-counter relative [@(d:8,PC)]
  - Memory indirect [@@aa:8]
- 64-kbyte address space
- High-speed operation
  - All frequently-used instructions execute in two to four states
  - 8/16-bit register-register add/subtract : 0.25 μs\*
  - $8 \times 8$ -bit multiply : 1.75 µs\*
  - $16 \div 8$ -bit divide : 1.75  $\mu$ s\*

Note: \* These values are at  $\phi = 8$  MHz.

- Power-down state
  - Transition to power-down state by SLEEP instruction

# 2.2 Address Space and Memory Map

The address space of this LSI is 64 kbytes, which includes the program area and the data area. Figures 2.1 show the memory map.




Figure 2.1 (1) H8/3802 Memory Map




Figure 2.1 (2) H8/3801 Memory Map







Figure 2.1 (3) H8/3800 Memory Map





When the on-chip emulator is used, this area is unavailable to the user.

Figure 2.1 (4) H8/38004 Memory Map





Figure 2.1 (5) H8/38003 Memory Map

Rev. 3.00, 06/03, page 24 of 408






Notes: 1. When the on-chip emulator is used, this area is unavailable to the user.

When flash memory is programmed, this area is used by the programming control program. When the on-chip emulator is used, this area is unavailable to the user.

#### Figure 2.1 (6) H8/38002 Memory Map






Figure 2.1 (7) H8/38001 Memory Map






Figure 2.1 (8) H8/38000 Memory Map



### 2.3 Register Configuration

Figure 2.2 shows the internal register configuration of the H8/300L CPU. There are two groups of registers: the general registers and control registers.

	rs (Rn)				
	7	0 7			0
	R0H			R0L	
	R1H			R1L	
	R2H			R2L	
	R3H			R3L	
	R4H			R4L	
	R5H			R5L	
	R6H			R6L	
	R7H	(SP)		R7L	
		PC			
		7	654	4 3 2	1 0
			U H L		
Legend					
PC : Pr CCR : Co	tack pointer rogram counter ondition code register terrupt mask bit ser bit				

Figure 2.2 CPU Registers

#### 2.3.1 General Registers

All the general registers can be used as both data registers and address registers.

When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the upper bytes (R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers.

When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7).

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception handling and subroutine calls. When it functions as the stack pointer, as indicated in figure 2.3, SP (R7) points to the top of the stack.




Figure 2.3 Stack Pointer

#### 2.3.2 Program Counter (PC)

This 16-bit counter indicates the address of the next instruction the CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is ignored (always regarded as 0).



#### 2.3.3 Condition Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I), half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit
_				Masks interrupts when set to 1. The I bit is set to 1 at the start of an exception-handling sequence.
6	U	Undefined	R/W	User Bit
_				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	Ν	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	С	Undefined	R/W	Carry Flag
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
				Add instructions, to indicate a carry
				Subtract instructions, to indicate a borrow
				Shift and rotate instructions, to indicate a carry
				The carry flag is also used as a bit accumulator by bit manipulation instructions.



Some instructions leave flag bits unchanged.

For the action of each instruction on the flag bits, refer to H8/300L Series Programming Manual.

#### 2.3.4 Initial Register Values

When the CPU is reset, the program counter (PC) is initialized to the value stored at address H'0000 in the vector table, and the I bit in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the initial value of the stack pointer (R7) is undefined. The stack pointer should be initialized by software, by the first instruction executed after a reset.

# 2.4 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data. Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand (n = 0, 1, 2, ..., 7).

All arithmetic and logic instructions except ADDS and SUBS can operate on byte data. The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits  $\times$  8 bits), and DIVXU (16 bits  $\div$  8 bits) instructions operate on word data.

The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

### 2.4.1 General Register Data Formats

Figure 2.4 shows the data formats in general registers.






Figure 2.4 General Register Data Formats



#### 2.4.2 Memory Data Formats

Figure 2.5 indicates the data formats in memory. The H8/300L CPU can access word data stored in memory (MOV.W instruction), but the word data must always begin at an even address. If word data starting at an odd address is accessed, the least significant bit of the address is regarded as 0, and the word data starting at the preceding address is accessed. The same applies to instruction codes.

Data Type	Address			I	Data	Forma	at			
		$\square$			<u> </u>	<u> </u>	_		-1	
1-bit data	Address n	7 7	6	5	4	3	2	1	0	
Byte data	Address n	MSB		1	1	I	I	I	LSB	
Word data	Even address Odd address	MSB			pper a				LSB	
		MSB		I I		I	I I	I I	LSB	
Byte data (CCR) on stack	Odd address	MSB		1	cc	R*	1	I	LSB	
Word data on stack	Even address Odd address	MSB		 	 	 	 	 	LSB	
					_	<u> </u>	_			
Note: * Ignored o	n return									
Legend CCR: Conditio	n code register									

#### Figure 2.5 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always be performed. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.



### 2.5 Instruction Set

The H8/300L CPU can use a total of 55 instructions, which are grouped by function in table 2.1.

Function	Instructions	Number
Data transfer	MOV, PUSH* <sup>1</sup> , POP* <sup>1</sup>	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc* <sup>2</sup> , JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1
		Total: 55

#### Table 2.1Instruction Set

Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @-SP. POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language.

2. Bcc is the general name for conditional branch instructions.

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.



Symbol	Description
Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd), <ead></ead>	Destination operand
(EAs), <eas></eas>	Source operand
CCR	Condition code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
٨	Logical AND
$\vee$	Logical OR
$\oplus$	Logical XOR
$\rightarrow$	Move
7	NOT (logical complement)
:3/:8/:16	3-, 8-, or 16-bit length
(), < >	Contents of operand indicated by effective address

# Table 2.2 Operation Notation



#### 2.5.1 Data Transfer Instructions

Table 2.3 describes the data transfer instructions.


#### Table 2.3 Data Transfer Instructions


Instructio	n Size*	Function					
MOV B/W		$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$ Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.					
		The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:16, @-Rn, and @Rn+ addressing modes are available for word data. The @aa:8 addressing mode is available for byte data only.					
		The @-R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.					
POP	W	@SP+ $\rightarrow$ Rn Pops a general register from the stack. Equivalent to MOV.W@SP+, Rn.					
PUSH	W	$\rm Rn \rightarrow @-SP$ Pushes a general register onto the stack. Equivalent to MOV.W Rn, $@-$ SP.					
Note: *	Refers to the	e operand size.					
	B: Byte						
	W: Word						

For details on data access, see section 2.9.1, Notes on Data Access to Empty Areas and section 2.9.2, Access to Internal I/O Registers.

Figure 2.6 shows the instruction formats of data transfer instructions.







#### 2.5.2 Arithmetic Operations Instructions

Table 2.4 describes the arithmetic operations instructions.

Instruction Size\* Function ADD B/W  $Rd \pm Rs \rightarrow Rd. Rd + \#IMM \rightarrow Rd$ SUB Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers. ADDX В  $Rd \pm Rs \pm C \rightarrow Rd$ .  $Rd \pm \#IMM \pm C \rightarrow Rd$ SUBX Performs addition or subtraction with carry on byte data in two general registers, or addition or subtraction with carry on immediate data and data in a general register. INC в  $Rd \pm 1 \rightarrow Rd$ DEC Increments or decrements a general register by 1. ADDS W  $Rd \pm 1 \rightarrow Rd$ .  $Rd \pm 2 \rightarrow Rd$ SUBS Adds or subtracts 1 or 2 to or from a general register. DAA В Rd (decimal adjust)  $\rightarrow$  Rd DAS Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data. MULXU В  $Rd \times Rs \rightarrow Rd$ Performs 8-bit × 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result. DIVXU В  $Rd \div Rs \rightarrow Rd$ Performs 16-bit ÷ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder. CMP B/W Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result. Word data can be compared only between two general registers. NEG в  $0 - \text{Rd} \rightarrow \text{Rd}$ Obtains the two's complement (arithmetic complement) of data in a general register. Refers to the operand size. Note: B: Bvte W: Word

 Table 2.4
 Arithmetic Operations Instructions

#### 2.5.3 Logic Operations Instructions

Table 2.5 describes the logic operations instructions.

Instructio	n Size*	Function
AND	В	$Rd \land Rs \rightarrow Rd, Rd \land \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	В	$Rd \lor Rs \rightarrow Rd$ , $Rd \lor \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	В	$Rd \oplus Rs \rightarrow Rd$ , $Rd \oplus #IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	В	$\neg$ (Rd) $\rightarrow$ (Rd) Obtains the one's complement (logical complement) of general register contents.
Note: *	Refers to the	e operand size.
	B: Byte	

 Table 2.5
 Logic Operations Instructions

#### 2.5.4 Shift Instructions

Table 2.6 describes the shift instructions.

#### Table 2.6Shift Instructions

Instructio	n Size*	Function
SHAL SHAR	В	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general register contents.
SHLL SHLR	В	Rd (shift) $\rightarrow$ Rd Performs a logical shift on general register contents.
ROTL ROTR	В	Rd (rotate) $\rightarrow$ Rd Rotates general register contents.
ROTXL ROTXR	В	Rd (rotate) $\rightarrow$ Rd Rotates general register contents through the carry flag.
Note: *	Refers to the B: Byte	operand size.

Figure 2.7 shows the instruction formats of arithmetic, logic, and shift instructions.

# Renesas




Figure 2.7 Instruction Formats of Arithmetic, Logic, and Shift Instructions



#### 2.5.5 Bit Manipulation Instructions


Table 2.7 describes the bit manipulation instructions.

 Table 2.7
 Bit Manipulation Instructions (1)

Instruction	n Size*	Function
BSET	В	$1 \rightarrow$ ( <bit-no.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
BCLR	В	$0 \rightarrow$ ( <bit-no.> of <ead>) Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
BNOT	В	¬ ( <bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>
BTST	В	¬ ( <bit-no.> of <ead>) → Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
BAND	В	$C \land ( of ) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	В	$C \land \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BOR	В	$C \lor ( of ) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	В	$C \lor \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
Note: *	Refers to the	e operand size.

RENESAS

B: Byte



#### Table 2.7 Bit Manipulation Instructions (2)

Instructio	n Size*	Function
BXOR	В	$C \oplus ( of ) \rightarrow C$ XORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIXOR	В	$C \oplus \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> XORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BLD	В	( <bit-no.> of <ead>) <math display="inline">\rightarrow</math> C Transfers a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
BILD	В	¬ ( <bit-no.> of <ead>) → C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BST	В	$C \rightarrow$ ( <bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>
BIST	В	$\neg$ C $\rightarrow$ ( <bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
Note: *	Refers to the	e operand size.
	B: Byte	

For details on the bit manipulation instructions, see section 2.9.4, Bit Manipulation Instructions.

Figure 2.8 shows the instruction formats of bit manipulation instructions.



15				8	7				0	BSET, BCLR	, BNOT, BTST
15		_	1 1	8			-	1	0	Operand	: Register direct (Rn)
	0	p			IIV	М		m		Bit No.	: Immediate (#xx:3)
15				8	7			-	0	Operand	: Register direct (Rn)
	ор		<u> </u>		' rm		'	'n	1	Bit No.	: Register direct (Rm)
15				8	7				0		
	ор	1	1 1		I I rn		) 0	0	0	Operand	: Register indirect (@Rn)
	0	p			IN	м	) 0	0	0	Bit No.	: Immediate (#xx:3)
					_					-	
15	і і і ор	1	1 1	8	/	- 0	0 0	0	0	Operand	: Register indirect (@Rn)
	ор				rm			0	0	Bit No.	: Register direct (Rm)
	-h							-		1	_ 、 /
15	- I I	-	<del></del>	8	7	- <u> </u>	-	1	0	1.	AL 1
	op					abs				Operand Bit No.	: Absolute address (@aa:8 : Immediate (#xx:3)
	0	þ			IN	M	0 0	0	0		. mineulale (#XX.3)
15			<del></del>	8	7				0	-	
	ор					abs				Operand	: Absolute address (@aa:8
	ор				rm	(	0 0	0	0	Bit No.	: Register direct (Rm)
										BAND. BOF	R, BXOR, BLD, BST
15				8	7	<del></del>			0	Operand	: Register direct (Rn)
	0	p			ÎN	M		m		Bit No.	: Immediate (#xx:3)
15				8	7				0		
I	ор		1 1		I I rn	' (	) 0	0	0	Operand	: Register indirect (@Rn)
	0	p			IN	M	0	0	0	Bit No.	: Immediate (#xx:3)
15				8	7				0		
1	ор	1	1 1			abs	ſ	1	1	Operand	: Absolute address (@aa:8
	0	р			IN	M	0 0	0	0	Bit No.	: Immediate (#xx:3)
	-									-	
15				8	7				0	BIAND, BIO Operand	R, BIXOR, BILD, BIST : Register direct (Rn)
	l l l	)		T	IM	м		rn	1	Bit No.	: Immediate (#xx:3)
15				0	7				0		
15	ор	1	1 1	8	/ I I m		0	0	0	Operand	: Register indirect (@Rn)
	ot	)			ІМ			0	0	Bit No.	: Immediate (#xx:3)
	-,						-	-		1	
15 I		1	<del></del>	8	7		1	1	0	Operand	: Absolute address (@aa:8
	op	<u> </u>		[	ІМ	abs M C	0	0	0	Bit No.	: Absolute address (@aa:a
	oţ	J			IM		U	U	U	Dit NO.	. minediale (#AA.0)
lend	_										
op rm, rn	: Operation fie : Register field										
abs	: Absolute add										
IMM	: Immediate d	ata									

Figure 2.8 Instruction Formats of Bit Manipulation Instructions

#### 2.5.6 Branch Instructions

Table 2.8 describes the branch instructions.

Instruction	Size	Function							
Bcc	_	Branches to a specified address if a specified condition is true. The branching conditions are listed below.							
		Mnemonic	Description	Condition					
		BRA (BT)	Always (true)	Always					
		BRN (BF)	Never (false)	Never					
		BHI	High	$C \lor Z = 0$					
		BLS	Low or same	C ∨ Z = 1					
		BCC (BHS)	Carry clear (high or same)	C = 0					
		BCS (BLO)	Carry set (low)	C = 1					
		BNE	Not equal	Z = 0					
		BEQ	Equal	Z = 1					
		BVC	Overflow clear	V = 0					
		BVS	Overflow set	V = 1					
		BPL	Plus	N = 0					
		BMI	Minus	N = 1					
		BGE	Greater or equal	$N \oplus V = 0$					
		BLT	Less than	$N \oplus V = 1$					
		BGT	Greater than	$Z \lor (N \oplus V) = 0$					
		BLE	Less or equal	$Z \lor (N \oplus V) = 1$					
IMP	_	Branches unconditionally to a specified address.							
BSR	_	Branches to a s	subroutine at a specified	l address.					
ISR	_	Branches to a s	subroutine at a specified	l address.					
RTS	_	Returns from a subroutine.							

RENESAS

### Table 2.8 Branch Instructions

Figure 2.9 shows the instruction formats of branch instructions.




Figure 2.9 Instruction Formats of Branch Instructions

### 2.5.7 System Control Instructions

Table 2.9 describes the system control instructions.

Instruction	Size*	Function
RTE	_	Returns from an exception-handling routine.
SLEEP	_	Causes a transition from active mode to power-down mode. See section 5, Power-Down Modes, for details.
LDC	В	$Rs \to CCR,  \#IMM \to CCR$
		Moves immediate data or general register contents to CCR.
STC	В	$CCR \to Rd$
		Copies CCR to a specified general register.
ANDC	В	$CCR \land \#IMM \to CCR$
		Logically ANDs CCR with immediate data.
ORC	В	$CCR \lor \#IMM \rightarrow CCR$
		Logically ORs CCR with immediate data.
XORC	В	$CCR \oplus \#IMM \to CCR$
		Logically XORs CCR with immediate data.
NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.
Note: * Re	efers to the	e operand size.

### Table 2.9 System Control Instructions

lote: \* Refers to the operand siz B: Byte

Figure 2.10 shows the instruction formats of system control instructions.




Figure 2.10 Instruction Formats of System Control Instructions

Rev. 3.00, 06/03, page 46 of 408

#### 2.5.8 Block Data Transfer Instructions

Table 2.10 describes the block data transfer instructions.

	21001124		
Instruction	Size	Functio	on
EEPMOV	_	lf R4L ≠	0 then
		repeat	$@R5+ \rightarrow @R6+$
			$R4L - 1 \rightarrow R4L$
		until	R4L = 0
		else ne	xt;
			ata transfer instruction. Transfers the number of data b

# Table 2.10 Block Data Transfer Instructions

-

Block data transfer instruction. Transfers the number of data bytes specified by R4L from locations starting at the address indicated by R5 to locations starting at the address indicated by R6. After the transfer, the next instruction is executed.

Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, EEPMOV Instruction, for details.

Figure 2.11 shows the instruction formats of block data transfer instructions.




Figure 2.11 Instruction Format of Block Data Transfer Instructions

# 2.6 Addressing Modes and Effective Address

## 2.6.1 Addressing Modes

The H8/300L CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes.

#### Table 2.11 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16,Rn)
4	Register indirect with post-increment Register indirect with pre-decrement	@Rn+ @-Rn
5	Absolute address	@aa:8/@aa:16
6	Immediate	#xx:8/#xx:16
7	Program-counter relative	@(d:8,PC)
8	Memory indirect	@ @ aa:8

#### **Register Direct**—Rn

The register field of the instruction specifies an 8- or 16-bit general register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits  $\times$  8 bits), and DIVXU (16 bits  $\div$  8 bits) instructions have 16-bit operands.

### Register Indirect—@Rn

The register field of the instruction specifies a 16-bit general register containing the address of the operand in memory.

### **Register Indirect with Displacement**—@(d:16, Rn)

The instruction has a second word (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register (16 bits) to obtain the operand address in memory.

This mode is used only in MOV instructions. For the MOV.W instruction, the resulting address must be even.

Rev. 3.00, 06/03, page 48 of 408

## Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn

• Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

Register indirect with pre-decrement—@-Rn
The @-Rn mode is used with MOV instructions that store register contents to memory.
The register field of the instruction specifies a 16-bit general register which is decremented by
1 or 2 to obtain the address of the operand in memory. The register retains the decremented
value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original
contents of the register must be even.

# Absolute Address—@aa:8/@aa:16

The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).


# Immediate—#xx:8/#xx:16

The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

# Program-Counter Relative—@(d:8, PC)

This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number.



## Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address. The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is from H'0000 to H'00FF (0 to 255). Note that with the H8/300L Series, the lower end of the address area is also used as a vector area. See section 3.1, Exception Sources and Vector Address, for details on the vector area.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See section 2.4.2, Memory Data Formats, for further information.

# 2.6.2 Effective Address Calculation


Table 2.12 shows how effective addresses are calculated in each of the addressing modes.

Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

Data transfer instructions can use all addressing modes except program-counter relative (7) and memory indirect (8).


Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit absolute addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, and BTST instructions) or 3-bit immediate addressing (6) can be used independently to specify a bit position in the operand.





# Table 2.12 Effective Address Calculation (1)


Rev. 3.00, 06/03, page 51 of 408



RENESAS

# Table 2.12 Effective Address Calculation (2)

# Table 2.12 Effective Address Calculation (3)



Legend

RENESAS

rm, rn : Register field

: Operation field d

: Displacement disp

: Absolute address : Immediate data MMI abs

# 2.7 Basic Bus Cycle

CPU operation is synchronized by a system clock ( $\phi$ ) or a subclock ( $\phi_{SUB}$ ). For details on these clock signals see section 4, Clock Pulse Generators. The period from a rising edge of  $\phi$  or  $\phi_{SUB}$  to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

### 2.7.1 Access to On-Chip Memory (RAM, ROM)

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.12 shows the on-chip memory access cycle.




Figure 2.12 On-Chip Memory Access Cycle



# 2.7.2 On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits, so access is by byte size only. This means that for accessing word data, two instructions must be used. For details on the data bus width and number of access states of each register, refer to section 14.1, Register Addresses (Address Order).

### **Two-State Access to On-Chip Peripheral Modules:**

Figure 2.13 shows the operation timing in the case of two-state access to an on-chip peripheral module.




Figure 2.13 On-Chip Peripheral Module Access Cycle (2-State Access)

### **Three-State Access to On-Chip Peripheral Modules:**

Figure 2.14 shows the operation timing in the case of three-state access to an on-chip peripheral module.




Figure 2.14 On-Chip Peripheral Module Access Cycle (3-State Access)



# 2.8 CPU States

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or medium-speed) mode and subactive mode. In the program halt state, there are a sleep (high-speed or medium-speed) mode, standby mode, watch mode, and sub-sleep mode.

These states are shown in figure 2.15. Figure 2.16 shows the state transitions.




Figure 2.15 CPU Operation States




Figure 2.16 State Transitions

# 2.9 Usage Notes

### 2.9.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

## 2.9.2 Access to Internal I/O Registers

Internal data transfer to or from on-chip peripheral modules other than the on-chip ROM and RAM areas makes use of an 8-bit data width. If word access is attempted to these areas, the following results will occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.

Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Data which is written to lower part of CPU register is not guaranteed.

Byte size instructions should therefore be used when transferring data to or from I/O registers other than the on-chip ROM and RAM areas.

Rev. 3.00, 06/03, page 58 of 408



# 2.9.3 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution).

### 2.9.4 Bit Manipulation Instructions

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address or when a bit is directly manipulated for a port, because this may rewrite data of a bit other than the bit to be manipulated.

### Bit Manipulation in Two Registers Assigned to Same Address:

Example 1: Timer load register and timer counter

Figure 2.17 shows an example of a timer in which two timer registers are assigned to the same address. When a bit manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations takes place.

- 1. Data is read in byte units.
- 2. The CPU sets or resets the bit to be manipulated with the bit manipulation instruction.
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified and the modified value may be written to the timer load register.




Figure 2.17 Example of Timer Configuration with Two Registers Allocated to Same Address

RENESAS

Rev. 3.00, 06/03, page 59 of 408

### Example 2: BSET instruction executed designating port 3

P37 and P36 are designated as input pins, with a low-level signal input at P37 and a high-level signal at P36. The remaining pins, P35 to P31, are output pins and output low-level signals. In this example, the BSET instruction is used to change pin P31 to high-level output.

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Input	Input	Output	Output	Output	Output	Output	_
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	_
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1

Prior to executing BSET

BSET instruction executed

BSET #1, @PDR3

The BSET instruction is executed for port 3.

After executing BSET

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Input	Input	Output	Output	Output	Output	Output	_
Pin state	Low level	High level	Low level	Low level	Low level	Low level	High level	-
PCR3	0	0	1	1	1	1	1	1
PDR3	0	1	0	0	0	0	1	1

Description on operation

When the BSET instruction is executed, first the CPU reads port 3.

Since P37 and P36 are input pins, the CPU reads the pin states (low-level and high-level input). P35 to P31 are output pins, so the CPU reads the value in PDR3. In this example PDR3 has a value of H'81, but the value read by the CPU is H'41.

Next, the CPU sets bit 1 of the read data to 1, changing the PDR3 data to H'43.

Finally, the CPU writes H'43 to PDR3, completing execution of BSET.

As a result of the BSET instruction, bit 1 in PDR3 becomes 1, and P31 outputs a high-level signal. However, bits 7 and 6 of PDR3 end up with different values. To prevent this problem, store a copy

Rev. 3.00, 06/03, page 60 of 408

of the PDR3 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR3.

Prior to executing BSET

MOV.B	#81,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PDR3

The PDR3 value (H'81) is written to a work area in memory (RAM0) as well as to PDR3.

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Input	Input	Output	Output	Output	Output	Output	_
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	_
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

### BSET instruction executed

BSET	#1,	@RAM0
------	-----	-------

The BSET instruction is executed designating the PDR3 work area (RAM0).

# After executing BSET

MOV.B	@RAMO, ROL	
MOV.B	ROL, @PDR3	

The work area (RAM0) value is written to PDR3.

					P37	P36	P35	—
Input/output	Input	Input	Output	Output	Output	Output	Output	
Pin state	Low level	High level	Low level	Low level	Low level	Low level	High level	
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	1	1
RAM0	1	0	0	0	0	0	1	1

## Bit Manipulation in Register Containing Write-Only Bit

# Example 3: BCLR instruction executed designating PCR3

P37 and P36 are input pins, with a low-level signal input at P37 and a high-level signal input at P36. P35 to P31 are output pins that output low-level signals.

An example of setting the P31 pin as an input pin by the BCLR instruction is shown below. It is assumed that a high-level signal will be input to this input pin.

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Input	Input	Output	Output	Output	Output	Output	_
Pin state	Low level	High Ievel	Low level	Low level	Low level	Low level	Low level	_
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1

Prior to executing BCLR

BCLR instruction executed

BCLR	#1,	@PCR3

The BCLR instruction is executed for PCR3.

# After executing BCLR

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Output	Output	Output	Output	Output	Output	Input	_
Pin state	Low level	High level	Low level	Low level	Low level	Low level	High level	-
PCR3	1	1	1	1	1	1	0	1
PDR3	1	0	0	0	0	0	0	1

Description on operation

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a write-only register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

Next, the CPU clears bit 1 in the read data to 0, changing the data to H'FD.

Finally, H'FD is written to PCR3 and BCLR instruction execution ends.

Rev. 3.00, 06/03, page 62 of 408

# Renesas

As a result of this operation, bit 1 in PCR3 becomes 0, making P31 an input port. However, bits 7 and 6 in PCR3 change to 1, so that P37 and P36 change from input pins to output pins. To prevent this problem, store a copy of the PCR3 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PCR3.

Prior to executing BCLR

MOV.B	#3F,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PCR3

The PCR3 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR3.

	P37	P36	P35	P34	P33	P32	P31	_
Input/output	Input	Input	Output	Output	Output	Output	Output	_
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	_
PCR3	0	0	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0	1
RAM0	0	0	1	1	1	1	1	1

BCLR instruction executed

BCLR	#1,	@RAM0
------	-----	-------

The BCLR instructions executed for the PCR3 work area (RAM0).

## After executing BCLR

MOV.B	@RAM0, ROL	
MOV.B	ROL, @PCR3	

The work area (RAM0) value is written to PCR3.

	P37	P36	P35	P34	P33	P32	P31	—
Input/output	Input	Input	Output	Output	Output	Output	Output	
Pin state	Low level	High Ievel	Low level	Low level	Low level	Low level	High level	-
PCR3	0	0	1	1	1	1	0	1
PDR3	1	0	0	0	0	0	0	1
RAM0	0	0	1	1	1	1	0	1

Table 2.13 lists the pairs of registers that share identical addresses. Table 2.14 lists the registers that contain write-only bits.

Register Name	Abbreviation	Address
Port data register 3*	PDR3	H'FFD6
Port data register 4*	PDR4	H'FFD7
Port data register 5*	PDR5	H'FFD8
Port data register 6*	PDR6	H'FFD9
Port data register 7*	PDR7	H'FFDA
Port data register 8*	PDR8	H'FFDB
Port data register A*	PDRA	H'FFDD

### Table 2.13 Registers with Shared Addresses

Note: \* Port data registers have the same addresses as input pins.

### Table 2.14 Registers with Write-Only Bits

Register Name	Abbreviation	Address
Port control register 3	PCR3	H'FFE6
Port control register 4	PCR4	H'FFE7
Port control register 5	PCR5	H'FFE8
Port control register 6	PCR6	H'FFE9
Port control register 7	PCR7	H'FFEA
Port control register 8	PCR8	H'FFEB
Port control register A	PCRA	H'FFED
Timer control register F	TCRF	H'FFB6
PWM1 control register	PWCR1	H'FFD0
PWM1 data register U	PWDRU1	H'FFD1
PWM1 data register L	PWDRL1	H'FFD2
PWM2 control register	PWCR2	H'FFCD
PWM2 data register U	PWDRU2	H'FFCE
PWM2 data register L	PWDRL2	H'FFCF

# Section 3 Exception Handling

Exception handling may be caused by a reset or interrupts.

• Reset

A reset has the highest exception priority. Exception handling starts as soon as the reset is cleared by the  $\overline{\text{RES}}$  pin. The chip is also reset when the watchdog timer overflows, and exception handling starts. Exception handling is the same as exception handling by the  $\overline{\text{RES}}$  pin.

• Interrupts

External interrupts and internal interrupts are masked by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt request has been issued.



# 3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority.

Relative Module	Exception Sources	Vector Number	Vector Address	Priority
RES pin Watchdog timer	Reset	0	H'0000 to H'0001	High ▲
_	Reserved for system use	1 to 3	H'0002 to H'0007	-
External interrupt	IRQ0	4	H'0008 to H'0009	-
pin	IRQ1	5	H'000A to H'000B	-
	IRQAEC	6	H'000C to H'000D	-
_	Reserved for system use	7, 8	H'000E to H'0011	-
External interrupt pin	WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7	9	H'0012 to H'0013	
_	Reserved for system use	10	H'0014 to H'0015	-
Timer A	Timer A overflow	11	H'0016 to H'0017	-
Asynchronous event counter	Asynchronous event counter overflow	12	H'0018 to H'0019	-
_	Reserved for system use	13	H'001A to H'001B	-
Timer F	Timer FL compare match Timer FL overflow	14	H'001C to H'001D	_
	Timer FH compare match Timer FH overflow	15	H'001E to H'001F	_
_	Reserved for system use	16, 17	H'0020 to H'0023	-
SCI3	Transmit end Transmit data empty Transmit data full Receive error	18	H'0024 to H'0025	_
A/D converter	A/D conversion end	19	H'0026 to H'0027	-
CPU	Direct transition by execution of SLEEP instruction	20	H'0028 to H'0029	_ ↓ Low

# Table 3.1 Exception Sources and Vector Address



# **3.2 Register Descriptions**

Interrupts are controlled by the following registers.

- Interrupt edge select register (IEGR)
- Interrupt enable register 1 (IENR1)
- Interrupt enable register 2 (IENR2)
- Interrupt request register 1 (IRR1)
- Interrupt request register 2 (IRR2)
- Wakeup interrupt request register (IWPR)
- Wakeup edge select register (WEGR)

# 3.2.1 Interrupt Edge Select Register (IEGR)

IEGR selects the direction of an edge that generates interrupt requests of pins and  $\overline{IRQ1}$  and  $\overline{IRQ0}$ .

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 1	_	Reserved
				These bits are always read as 1.
4 to 2	_	_	W	Reserved
				The write value should always be 0.
1	IEG1	0	R/W	IRQ1 and IRQ0 Edge Select
0	IEG0	0	R/W	0: Falling edge of IRQn pin input is detected
				1: Rising edge of IRQn pin input is detected
				(n = 1 or 0)



# 3.2.2 Interrupt Enable Register 1 (IENR1)

IENR1 enables timers and external pin interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	IENTA	0	R/W	Timer A interrupt enable
				Enables or disables timer A overflow interrupt requests.
				0: Disables timer A interrupt requests
				1: Enables timer A interrupt requests
6	_	_	W	Reserved
				The write value should always be 0.
5	IENWP	0	R/W	Wakeup Interrupt Enable
				Enables or disables WKP7 to WKP0 interrupt requests.
				0: Disables $\overline{WKP7}$ to $\overline{WKP0}$ interrupt requests
				1: Enables $\overline{WKP7}$ to $\overline{WKP0}$ interrupt requests
4, 3	_	_	W	Reserved
				The write value should always be 0.
2	IENEC2	0	R/W	IRQAEC Interrupt Enable
				Enables or disables IRQAEC interrupt requests.
				0: Disables IRQAEC interrupt requests
				1: Enables IRQAEC interrupt requests
1	IEN1	0	R/W	IRQ1 and IRQ0 Interrupt Enable
0	IEN0	0	R/W	Enables or disables IRQ1 and IRQ0 interrupt requests.
				0: Disables IRQn interrupt requests
				1: Enables IRQn interrupt requests
				(n = 1, 0)

# 3.2.3 Interrupt Enable Register 2 (IENR2)

IENR2 enables direct transition, A/D converter, and timer interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	IENDT	0	R/W	Direct Transition Interrupt enable
				Enables or disables direct transition interrupt requests.
				0: Disables direct transition interrupt requests
				1: Enables direct transition interrupt requests
6	IENAD	0	R/W	A/D Converter Interrupt enable
				Enables or disables A/D conversion end interrupt requests.
				0: Disables A/D converter interrupt requests
				1: Enables A/D converter interrupt requests
5, 4	_	_	W	Reserved
				The write value should always be 0.
3	IENTFH	0	R/W	Timer FH Interrupt Enable
				Enables or disables timer FH compare match or overflow interrupt requests.
				0: Disables timer FH interrupt requests
				1: Enables timer FH interrupt requests
2	IENTFL	0	R/W	Timer FL Interrupt Enable
				Enables or disables timer FL compare match or overflow interrupt requests.
				0: Disables timer FL interrupt requests
				1: Enables timer FL interrupt requests
1	_	_	W	Reserved
				The write value should always be 0.
0	IENEC	0	R/W	Asynchronous Event Counter Interrupt Enable
				Enables or disables asynchronous event counter interrupt requests.
				0: Disables asynchronous event counter interrupt requests
				1: Enables asynchronous event counter interrupt requests

For details on SCI3 interrupt control, refer to section 10.3.6, Serial Control Register 3 (SCR3).



# 3.2.4 Interrupt Request Register 1 (IRR1)

IRR1 is a status flag register for timer A, IRQAEC, IRQ1, and IRQ0 interrupt requests. The corresponding flag is set to 1 when an interrupt request occurs. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit	Bit Name	Initial Value	R/W	Description
7	IRRTA	0	R/W*	Timer A Interrupt Request Flag
				[Setting condition]
				When the timer A counter value overflows from H'FF to H'00
				[Clearing condition]
				When IRRTA = 1, it is cleared by writing 0
6, 4, 3	_		W	Reserved
				The write value should always be 0.
5	_	1		Reserved
				This bit is always read as 1 and cannot be modified.
2	IRREC2	0	R/W*	IRQAEC Interrupt Request Flag
				[Setting condition]
				When pin IRQAEC is designated for interrupt input and the designated signal edge is detected
				[Clearing condition]
				When IRREC2 = 1, it is cleared by writing 0
1	IRRI1	0	R/W*	IRQ1 and IRQ0 Interrupt Request Flag
0	IRRI0	0	R/W*	[Setting condition]
				When pin IRQn is designated for interrupt input and the designated signal edge is detected
				(n = 1, 0)
				[Clearing condition]
				When IRRI1 and IRRI0 = 1, they are cleared by writing 0

RENESAS

Note: \* Only 0 can be written for flag clearing.

# 3.2.5 Interrupt Request Register 2 (IRR2)

IRR2 is a status flag register for direct transition, A/D converter, timer FH, timer FL, and asynchronous event counter interrupt requests. The corresponding flag is set to 1 when an interrupt request occurs. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit	Bit Name	Initial Value	R/W	Description
7	IRRDT	0	R/W*	Direct Transition Interrupt Request Flag
				[Setting condition]
				When a direct transition is made by executing a SLEEP instruction while the DTON bit = 1
				[Clearing condition]
				When IRRDT = 1, it is cleared by writing 0
6	IRRAD	0	R/W*	A/D Converter Interrupt Request Flag
				[Setting condition]
				When A/D conversion is completed and the ADSF bit is cleared to 0
				[Clearing condition]
				When IRRAD = 1, it is cleared by writing 0
5, 4	_	_	W	Reserved
				The write value should always be 0.
3	IRRTFH	0	R/W*	Timer FH Interrupt Request Flag
				[Setting condition]
				When TCFH and OCRFH match in 8-bit timer mode, or when TCF (TCFL, TCFH) and OCRF (OCRFL, OCRFH) match in 16-bit timer mode
				[Clearing condition]
				When IRRTFH = 1, it is cleared by writing $0$
2	IRRTFL	0	R/W*	Timer FL Interrupt Request Flag
				[Setting condition]
				When TCFL and OCRFL match in 8-bit timer mode
				[Clearing condition]
				When IRRTFL = 1, it is cleared by writing $0$
1	—		W	Reserved
				The write value should always be 0.



Bit	Bit Name	Initial Value	R/W	Description
0	IRREC	0	R/W*	Asynchronous Event Counter Interrupt Request Flag
				[Setting condition]
				When ECH overflows in 16-bit counter mode, or ECH or ECL overflows in 8-bit counter mode
				[Clearing condition]
				When IRREC = 1, it is cleared by writing 0

Note: \* Only 0 can be written for flag clearing.

# 3.2.6 Wakeup Interrupt Request Register (IWPR)

IWPR is a status flag register for  $\overline{WKP7}$  to  $\overline{WKP0}$  interrupt requests. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit	Bit Name	Initial Value	R/W	Description
7	IWPF7	0	R/W*	Wakeup Interrupt Request Flag 7 to 0
6	IWPF6	0	R/W*	[Setting condition]
5	IWPF5	0	R/W*	When pin WKPn is designated for wakeup input and the
4	IWPF4	0	R/W*	designated edge is detected
3	IWPF3	0	R/W*	(n = 7 to 0)
2	IWPF2	0	R/W*	[Clearing condition]
1	IWPF1	0	R/W*	When IWPFn= 1, it is cleared by writing 0
0	IWPF0	0	R/W*	

Note: \* Only 0 can be written for flag clearing.

## 3.2.7 Wakeup Edge Select Register (WEGR)

WEGR specifies rising or falling edge sensing for pins  $\overline{WKPn}$ .

Bit	Bit Name	Initial Value	R/W	Description
7	WKEGS7	0	R/W	WKPn Edge Select 7 to 0
6	WKEGS6	0	R/W	Selects WKPn pin input sensing.
5	WKEGS5	0	R/W	0: WKPn pin falling edge is detected
4	WKEGS4	0	R/W	1: WKPn pin rising edge is detected
3	WKEGS3	0	R/W	(n = 7 to 0)
2	WKEGS2	0	R/W	
1	WKEGS1	0	R/W	
0	WKEGS0	0	R/W	

# 3.3 Reset Exception Handling

When the  $\overline{\text{RES}}$  pin goes low, all processing halts and this LSI enters the reset. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized by the reset. To ensure that this LSI is reset at power-on, hold the  $\overline{\text{RES}}$  pin low until the clock pulse generator output stabilizes. To reset the chip during operation, hold the  $\overline{\text{RES}}$  pin low for at least 10 system clock cycles. When the  $\overline{\text{RES}}$  pin goes high after being held low for the necessary time, this LSI starts reset exception handling. The reset exception handling sequence is shown in figure 3.1. The reset exception handling sequence is as follows.

- 1. Set the I bit in the condition code register (CCR) to 1.
- 2. The CPU generates a reset exception handling vector address (from H'0000 to H'0001), the data in that address is sent to the program counter (PC) as the start address, and program execution starts from that address.

# 3.4 Interrupt Exception Handling

### 3.4.1 External Interrupts

There are external interrupts, WKP7 to WKP0, IRQ1, IRQ0, and IRQAEC.

### WKP7 to WKP0 Interrupts

WKP7 to WKP0 interrupts are requested by input signals to pins  $\overline{WKP7}$  to  $\overline{WKP0}$ . These interrupts have the same vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits WKEGS7 to WKEGS0 in WEGR.

When pins  $\overline{WKP7}$  to  $\overline{WKP0}$  are designated for interrupt input in PMR5 and the designated signal edge is input, the corresponding bit in IWPR is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by setting bit IENWP in IENR1.

## **IRQ1 and IRQ0 Interrupts**

IRQ1 and IRQ0 interrupts are requested by input signals to pins  $\overline{\text{IRQ1}}$  and  $\overline{\text{IRQ0}}$ . These interrupts are given different vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG1 and IEG0 in IEGR.

When pins  $\overline{IRQ1}$  and  $\overline{IRQ0}$  are designated for interrupt input by PMRB and PMR2 and the designated signal edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by setting bits IEN1 and IEN0 in IENR1.



# **IRQAEC** Interrupt

The IRQAEC interrupt is requested by an input signal to pin IRQAEC. This interrupt is detected by either rising edge sensing or falling edge sensing, depending on the settings of bits AIEGS1 and AIEGS0 in AEGSR.

When bit IENEC2 in IENR1 is designated for interrupt input and the designated signal edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interrupt.




Figure 3.1 Reset Sequence

# 3.4.2 Internal Interrupts

Each on-chip peripheral module has a flag to show the interrupt request status and the enable bit to enable or disable the interrupt. For direct transition interrupt requests generated by execution of a SLEEP instruction, this function is included in IRR1 and IRR2.

When an on-chip peripheral module requests an interrupt, the corresponding interrupt request status flag is set to 1, requesting the CPU of an interrupt. When this interrupt is accepted, the I bit is set to 1 in CCR. These interrupts can be masked by writing 0 to clear the corresponding enable bit.

RENESAS

Rev. 3.00, 06/03, page 74 of 408

## 3.4.3 Interrupt Handling Sequence

Interrupts are controlled by an interrupt controller.

Interrupt operation is described as follows.


- 1. If an interrupt occurs while the interrupt enable bit is set to 1, an interrupt request signal is sent to the interrupt controller.
- 2. When multiple interrupt requests are generated, the interrupt controller requests to the CPU for the interrupt handling with the highest priority at that time according to table 3.1. Other interrupt requests are held pending.
- 3. Interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1, the interrupt request is held pending.
- 4. If the CPU accepts the interrupt after processing of the current instruction is completed, interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.2. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
- 5. Then, the I bit in CCR is set to 1, masking further interrupts. Upon return from interrupt handling, the values of I bit and other bits in CCR will be restored and returned to the values prior to the start of interrupt exception handling.
- 6. Next, the CPU generates the vector address corresponding to the accepted interrupt, and transfers the address to PC as a start address of the interrupt handling-routine. Then a program starts executing from the address indicated in PC.

Figure 3.3 shows a typical interrupt sequence where the program area is in the on-chip ROM and the stack area is in the on-chip RAM.

- Notes: 1. When disabling interrupts by clearing bits in the interrupt enable register, or when clearing bits in the interrupt request register, always do so while interrupts are masked (I = 1).
  - 2. If the above clear operations are performed while I = 0, and as a result a conflict arises between the clear instruction and an interrupt request, exception processing for the interrupt will be executed after the clear instruction has been executed.

RENESAS

Rev. 3.00, 06/03, page 75 of 408



## Figure 3.2 Stack Status after Exception Handling

### 3.4.4 Interrupt Response Time

Table 3.2 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handling-routine is executed.

### Table 3.2Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction*	1 to 13	15 to 27
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

RENESAS

Note: \* Not including EEPMOV instruction.




Figure 3.3 Interrupt Sequence

Renesas

# 3.5 Usage Notes

### 3.5.1 Interrupts after Reset

If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.W #xx: 16, SP).

### 3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

### 3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins, IRQAEC,  $\overline{IRQ1}$ ,  $\overline{IRQ0}$ , and  $\overline{WKP7}$  to  $\overline{WKP0}$ , the interrupt request flag may be set to 1.

When switching a pin function, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0.

Table 3.3 lists the interrupt request flags which are set to 1 and the conditions.

Rev. 3.00, 06/03, page 78 of 408



## Table 3.3 Conditions under which Interrupt Request Flag is Set to 1

Interrupt Request Flags				
Set to 1		Conditions		
IRR1	IRREC2	When the edge designated by AIEGS1 and AIEGS0 in AEGSR is input while IENEC2 in IENRI is set to 1.		
	IRRI1	When IRQ1 bit in PMRB is changed from 0 to 1 while pin $\overline{IRQ1}$ is low and IEG1 bit in IEGR = 0.		
		When IRQ1 bit in PMRB is changed from 1 to 0 while pin $\overline{IRQ1}$ is low and IEG1 bit in IEGR = 1.		
	IRRI0	When IRQ0 bit in PMR2 is changed from 0 to 1 while pin $\overline{IRQ0}$ is low and IEG0 bit in IEGR = 0.		
		When IRQ0 bit in PMR2 is changed from 1 to 0 while pin $\overline{IRQ0}$ is low and IEG0 bit in IEGR = 1.		
IWPR	IWPF7	When WKP7 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP7}}$ is low.		
	IWPF6	When WKP6 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP6}}$ is low.		
	IWPF5	When WKP5 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP5}}$ is low.		
	IWPF4	When WKP4 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP4}}$ is low.		
	IWPF3	When WKP3 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP3}}$ is low.		
	IWPF2	When WKP2 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP2}}$ is low.		
	IWPF1	When WKP1 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP1}}$ is low.		
	IWPF0	When WKP0 bit in PMR5 is changed from 0 to 1 while pin $\overline{\text{WKP0}}$ is low.		

## 3.5.4 Interrupt Request Flag Clearing Method


Use the following recommended method for flag clearing in the interrupt request registers (IRR1, IRR2, and IWPR).

**Recommended Method:** Perform flag clearing with only one instruction. Either a bit manipulation instruction or a data transfer instruction in bytes can be used. Two examples of coding for clearing IRRI1 (bit 1 in IRR1) are shown below:

- BCR #1,@IRR1:8
- MOV.B R1L,@IRR1:8 (Set B'11111101 to R1L in advance)

**Malfunction Example:** When flag clearing is performed with several instructions, a flag, other than the intended one, which was set while executing one of those instructions may be accidentally cleared, and thus cause incorrect operations to occur.

An example of coding for clearing IRRI1 (bit 1 in IRR1), in which IRRI0 is also cleared and the interrupt becomes invalid is shown below.



MOV.B @IRR1:8,R1L	At this point, IRRI0 is 0.
AND.B #B'11111101,R1L	IRRI0 becomes 1 here.
MOV.B R1L,@IRR1:8	IRRI0 is cleared to 0.

In the above example, an IRQ0 interrupt occurs while the AND.B instruction is executed. Since not only the original target IRRI1, but also IRRI0 is cleared to 0, the IRQ0 interrupt becomes invalid.

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedure.




Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure



# Section 4 Clock Pulse Generators

Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator and system clock dividers. The subclock pulse generator consists of a subclock oscillator and a subclock divider.






Figure 4.1 Block Diagram of Clock Pulse Generators

The basic clock signals that drive the CPU and on-chip peripheral modules are  $\phi$  and  $\phi_{SUB}$ . The system clock is divided by prescaler S to become a clock signal from  $\phi/8192$  to  $\phi/2$ , and the subclock is divided by prescaler W to become a clock signal from  $\phi w/128$  to  $\phi w/8$ . Both the system clock and subclock signals are provided to the on-chip peripheral modules.

RENESAS

### 4.1 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic resonator, or by providing external clock input. Figure 4.2 shows a block diagram of the system clock generator.




Figure 4.2 Block Diagram of System Clock Generator

### 4.1.1 Connecting Crystal Resonator

Figure 4.3 shows a typical method of connecting a crystal resonator. Figure 4.4 shows the equivalent circuit of a crystal resonator. A resonator having the characteristics given in table 4.1 should be used.




Figure 4.3 Typical Connection to Crystal Resonator




Figure 4.4 Equivalent Circuit of Crystal Resonator


## Renesas

Frequency (MHz)	4.193
R <sub>s</sub> (max)	100 Ω
C <sub>0</sub> (max)	16 pF

#### Table 4.1 Crystal Resonator Parameters

### 4.1.2 Connecting Ceramic Resonator

Figure 4.5 shows a typical method of connecting a ceramic resonator.





#### 4.1.3 External Clock Input Method

Connect an external clock signal to pin OSC1, and leave pin OSC2 open. Figure 4.6 shows a typical connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 4.6 Example of External Clock Input

# RENESAS

### 4.2 Subclock Generator

Figure 4.7 shows a block diagram of the subclock generator.




Figure 4.7 Block Diagram of Subclock Generator

### 4.2.1 Connecting 32.768-kHz/38.4-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz or 38.4-kHz crystal resonator, as shown in figure 4.8. Figure 4.9 shows the equivalent circuit of the 32.768-kHz or 38.4-kHz crystal resonator.




Figure 4.8 Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonator





Figure 4.9 Equivalent Circuit of 32.768-kHz/38.4-kHz Crystal Resonator



### 4.2.2 Pin Connection when Not Using Subclock

When the subclock is not used, connect pin X1 to GND and leave pin X2 open, as shown in figure 4.10.





### 4.2.3 External Clock Input

Connect the external clock to pin X1 and leave pin X2 open, as shown in figure 4.11.




Figure 4.11 Pin Connection when Inputting External Clock

Frequency	Subclock (ϕ")
Duty	45% to 55%



### 4.3 Prescalers

#### 4.3.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock ( $\phi$ ) as its input clock. It is incremented once per clock period. Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. The CPU cannot read or write prescaler S. The output from prescaler S is shared by the on-chip peripheral modules. The division ratio can be set separately for each on-chip peripheral function. In active (mediumspeed) mode and sleep mode, the clock input to prescaler S is determined by the division ratio designated by the MA1 and MA0 bits in SYSCR2.

#### 4.3.2 Prescaler W

Prescaler W is a 5-bit counter using a 32.768 kHz or 38.4 kHz signal divided by 4 ( $\phi_w/4$ ) as its input clock. The divided output is used for clock time base operation of timer A. Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state. Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W continues functioning. Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 in TMA.

### 4.4 Usage Notes

#### 4.4.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Resonator circuit constants will differ depending on the resonator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator manufacturer. Design the circuit so that the resonator never receives voltages exceeding its maximum rating.






Figure 4.12 Example of Crystal and Ceramic Resonator Arrangement

Figure 4.13 (1) shows an example of the measurement circuit for the negative resistor which is recommended by the resonator manufacturer. Note that if the negative resistor in this circuit does not reach the level which is recommended by the resonator manufacturer, the main oscillator may be hard to start oscillation.

If the negative resistor does not reach the level which is recommended by the resonator manufacturer and oscillation is not started, changes as shown in figure 4.13 (2) to (4) should be made. The proposed change and capacitor size to be applied should be determined according to the evaluation result of the negative resistor and frequency deviation, etc.






Figure 4.13 Negative Resistor Measurement and Proposed Changes in Circuit

### 4.4.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to the OSC1 and OSC2 pins. Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 4.14).




Figure 4.14 Example of Incorrect Board Design

# RENESAS

### 4.4.3 Definition of Oscillation Stabilization Standby Time

Figure 4.15 shows the oscillation waveform (OSC2), system clock ( $\phi$ ), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with a resonator connected to the system clock oscillator.

As shown in figure 4.15, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation stabilization time and standby time) is required.

1. Oscillation stabilization time  $(t_{rc})$ 

The time from the point at which the oscillation waveform of the system clock oscillator starts to change when an interrupt is generated, until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes.

2. Standby time

The time required for the CPU and peripheral functions to begin operating after the oscillation waveform frequency and system clock have stabilized.

The standby time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in the system control register 1 (SYSCR1)).





Figure 4.15 Oscillation Stabilization Standby Time

RENESAS



When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, and a transition is made to active (high-speed/medium-speed) mode, the oscillation waveform begins to change at the point at which the interrupt is accepted. Therefore, when a resonator is connected in standby mode, watch mode, or subactive mode, since the system clock oscillator is halted, the time from the point at which this oscillation waveform starts to change until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes—that is, the oscillation stabilization time—is required.

The oscillation stabilization time in the case of these state transitions is the same as the oscillation stabilization time at power-on (the time from the point at which the power supply voltage reaches the prescribed level until the oscillation stabilizes), specified by "oscillation stabilization time  $t_{re}$ " in the AC characteristics.

Meanwhile, once the system clock has halted, a standby time of at least 8 states is necessary in order for the CPU and peripheral functions to operate normally.

Thus, the time required from interrupt generation until operation of the CPU and peripheral functions is the sum of the above described oscillation stabilization time and standby time. This total time is called the oscillation stabilization standby time, and is expressed by equation (1) below.

Oscillation stabilization standby time = oscillation stabilization time + standby time

$$=$$
 trc + (8 to 16,384 states) .....(1)

Therefore, when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with a resonator connected to the system clock oscillator, careful evaluation must be carried out on the installation circuit before deciding on the oscillation stabilization standby time. In particular, since the oscillation settling time is affected by installation circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the resonator manufacturer.

### 4.4.4 Notes on Use of Crystal Resonator (Excluding Ceramic Resonator)

When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual crystal resonator characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization standby time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and erroneous operation of the microcomputer.

If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer standby time.

Rev. 3.00, 06/03, page 90 of 408



For example, if erroneous operation occurs with a standby time setting of 16 states, check the operation with a standby time setting of 1,024 states or more.

If the same kind of erroneous operation occurs after a reset as after a state transition, hold the  $\overline{\text{RES}}$  pin low for a longer period.



Rev. 3.00, 06/03, page 92 of 408



# Section 5 Power-Down Modes

This LSI has eight modes of operation after a reset. These include a normal active (high-speed) mode and seven power-down modes, in which power consumption is significantly reduced. The module standby function reduces power consumption by selectively halting on-chip module functions.

• Active (medium-speed) mode

The CPU and all on-chip peripheral modules are operable on the system clock. The system clock frequency can be selected from  $\phi osc/16$ ,  $\phi osc/32$ ,  $\phi osc/64$ , and  $\phi osc/128$ .

• Subactive mode

The CPU and all on-chip peripheral modules are operable on the subclock. The subclock frequency can be selected from  $\frac{\psi}{2}$ ,  $\frac{\psi}{4}$ , and  $\frac{\psi}{8}$ .

• Sleep (high-speed) mode

The CPU halts. On-chip peripheral modules are operable on the system clock.

• Sleep (medium-speed) mode

The CPU halts. On-chip peripheral modules are operable on the system clock. The system clock frequency can be selected from  $\phi osc/16$ ,  $\phi osc/32$ ,  $\phi osc/64$ , and  $\phi osc/128$ .

Subsleep mode

The CPU halts. The timer A, timer F, SCI3, AEC, and LCD controller/driver are operable on the subclock. The subclock frequency can be selected from  $\frac{\varphi}{4}$ ,  $\frac{\varphi}{4}$ , and  $\frac{\varphi}{8}$ .

• Watch mode

The CPU halts. Timer A's timekeeping function, timer F, AEC, and LCD controller/driver are operable on the subclock.

• Standby mode

The CPU and all on-chip peripheral modules halt.

• Module standby function

Independent of the above modes, power consumption can be reduced by halting on-chip peripheral modules that are not used in module units.

Note: In this manual, active (high-speed) mode and active (medium-speed) mode are collectively called active mode.

RENESAS

Rev. 3.00, 06/03, page 93 of 408

## 5.1 **Register Descriptions**

The registers related to power-down modes are as follows.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
- Clock halt registers 1 and 2 (CKSTPR1 and CKSTPR2)

### 5.1.1 System Control Register 1 (SYSCR1)

SYSCR1 controls the power-down modes, as well as SYSCR2.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				Selects the mode to transit after the execution of the SLEEP instruction.
				0: A transition is made to sleep mode or subsleep mode.
				1: A transition is made to standby mode or watch mode.
				For details, see table 5.2.
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	Designate the time the CPU and peripheral modules wait
4	STS0	0	R/W	for stable clock operation after exiting from standby mode, subactive mode, subsleep mode, or watch mode to active mode or sleep mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation stabilization time. The relationship between the specified value and the number of wait states is shown in table 5.1.
		When an (STS2 = setting oth		When an external clock is to be used, the minimum value $(STS2 = 1, STS1 = 0, STS0 = 1)$ is recommended. If the setting other than the recommended value is made, operation may start before the end of the waiting time.
3	LSON	0	R/W	Selects the system clock ( $\phi$ ) or subclock ( $\phi_{sub}$ ) as the CPU operating clock when watch mode is cleared.
				0: The CPU operates on the system clock ( $\phi$ )
				1: The CPU operates on the subclock $(\phi_{\scriptscriptstyle SUB})$
2		1	—	Reserved
				This bit is always read as 1 and cannot be modified.



Bit	Bit Name	Initial Value	R/W	Description
1	MA1	1	R/W	Active Mode Clock Select 1 and 0
0	MA0	1	R/W	Select $\phi_{osc}/16$ , $\phi_{osc}/32$ , $\phi_{osc}/64$ , or $\phi_{osc}/128$ as the operating clock in active (medium-speed) mode and sleep (medium-speed) mode. The MA1 and MA0 bits should be written to in active (high-speed) mode or subactive mode.
				00: $\phi_{osc}$ /16
				01: $\phi_{ m osc}$ /32
				10:
				11: \$\otherspace{0.55}\$ 128

### Table 5.1 Operating Frequency and Waiting Time

Bit				<b>Operating Frequency</b>			
STS2	STS1	STS0	Waiting Time	5 MHz	2 MHz		
0	0	0	8,192 states	1.638	4.1		
		1	16,384 states	3.277	8.2		
	1	0	1,024 states	0.205	0.512		
		1	2,048 states	0.410	1.024		
1	0	0	4,096 states	0.819	2.048		
		1	2 states (external clock input)	0.0004	0.001		
	1	0	8 states	0.002	0.004		
		1	16 states	0.003	0.008		

Note: Time unit is ms.

When an external clock is input, bits STS2 to STS0 should be set as external clock input mode before mode transition is executed. When an external clock is not used, these bits should not be set as external clock input mode.

### 5.1.2 System Control Register 2 (SYSCR2)

SYSCR2 controls the power-down modes, as well as SYSCR1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modi- fied.
4	NESEL	1	R/W	Noise Elimination Sampling Frequency Select
				Selects the frequency at which the watch clock signal $(\phi_w)$ generated by the subclock pulse generator is sampled, in relation to the oscillator clock $(\phi_{osc})$ generated by the system clock pulse generator. When $\phi_{osc} = 2$ to 16 MHz, clear this bit to 0.
				0: Sampling rate is $\phi_{osc}/16$ .
_				1: Sampling rate is $\phi_{osc}/4$ .
3	DTON	0	R/W	Direct Transfer on Flag
				Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY and LSON in SYSCR1, bit MSON in SYSCR2, and bit TMA3 in TMA.
				For details, see table 5.2.
2	MSON	0	R/W	Medium Speed on Flag
				After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode.
				0: Operation in active (high-speed) mode
				1: Operation in active (medium-speed) mode
1	SA1	0	R/W	Subactive Mode Clock Select 1 and 0
0	SA0	0	R/W	Select the operating clock frequency in subactive and subsleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruc- tion is executed.
				00: <sub>\$\phi</sub> /8
				01: $\phi_w/4$
				1X:

RENESAS

Legend X: Don't care.

### 5.1.3 Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2)

CKSTPR1 and CKSTPR2 allow the on-chip peripheral modules to enter a standby state in module units.

• CKSTPR1

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1		Reserved
5	S32CKSTP	1	R/W	SCI Module Standby
				SCI3 enters standby mode when this bit is cleared to $0.*^2$
4	ADCKSTP	1	R/W	A/D Converter Module Standby
				A/D converter enters standby mode when this bit is cleared to 0.
3	_	1		Reserved
2	TFCKSTP	1	R/W	Timer F Module Standby
				Timer F enters standby mode when this bit is cleared to 0.
1	_	1		Reserved
0	TACKSTP	1	R/W	Timer A Module Standby*3
				Timer A enters standby mode when this bit is cleared to 0.

### • CKSTPR2

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 1	_	Reserved
4	PW2CKSTP	1	R/W*1	PWM2 Module Standby
				PWM2 enters standby mode when this bit is cleared to 0.
3	AECKSTP	1	R/W	Asynchronous Event Counter Module Standby
				Asynchronous event counter enters standby mode when this bit is cleared to 0
2	WDCKSTP	1	R/W* <sup>4</sup>	Watchdog Timer Module Standby
				Watchdog timer enters standby mode when this bit is cleared to 0


RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
1	PW1CKSTP	1	R/W	PWM1 Module Standby
				PWM1 enters standby mode when this bit is cleared to 0
0	LDCKSTP	1	R/W	LCD Module Standby
				LCD controller/driver enters standby mode when this bit is cleared to 0
Notes:	1. This bit car	nnot be rea	ad or writ	ten in the H8/3802 Group.
	2. When the	SCI modul	e standby	y is set, all registers in the SCI3 enter the reset state.
	3. When the t	imer A mo	dule star	ndby is set, the TMA3 bit in TMA cannot be rewritten.
	When the <sup>-</sup> advance.	TMA3 bit is	s rewritter	n, the TACKSTP bit in CKSTPR1 should be set to 1 in
	4. This bit car	nnot be rea	ad or writ	ten in the H8/3802 Group. This bit is valid when the
				his bit is cleared to 0 while the WDON bit is set to 1 (while
		0	•	g), this bit is cleared to 0. However, the watchdog timer
				y mode and continues operating. When the watchdog WDON bit is cleared to 0 by software, this bit is valid and
				dule standby mode.
		0		

## 5.2 Mode Transitions and States of LSI

Figure 5.1 shows the possible transitions among these operating modes. A transition is made from the program execution state to the program halt state of the program by executing a SLEEP instruction. Interrupts allow for returning from the program halt state to the program execution state of the program. A direct transition between active mode and subactive mode, which are both program execution states, can be made without halting the program. The operating frequency can also be changed in the same modes by making a transition directly from active mode to active mode, and from subactive mode to subactive mode. RES input enables transitions from a mode to the reset state. Table 5.2 shows the transition conditions of each mode after the SLEEP instruction is executed and a mode to return by an interrupt. Table 5.3 shows the internal states of the LSI in each mode.





#### Figure 5.1 Mode Transition Diagram

Rev. 3.00, 06/03, page 99 of 408

### Renesas

LSON	MSON	SSBY	TMA3	DTON	Transition Mode after SLEEP Instruction Execution	Transition Mode due to Interrupt
0	0	0	Х	0	Sleep (high-speed) mode	Active (high-speed) mode
0	1	0	Х	0	Sleep (medium-speed) mode	Active (medium-speed) mode
1	Х	0	1	0	Subsleep mode	Subactive mode
0	Х	1	0	0	Standby mode	Active mode
Х	х	1	1	0	Watch mode	Active mode, subactive mode
0	0	0	Х	1	Active (high-speed) mode	_
0	1	0	Х	1	Active (medium-speed) mode	_
0	1	1	1	1	Active (medium-speed) mode	_
1	Х	1	1	1	Subactive mode (direct transition)	_
0	0	1	1	1	Active (high-speed) mode (direct transition)	_

 Table 5.2
 Transition Mode after SLEEP Instruction Execution and Interrupt Handling

Legend: X: Don't care.



		Active Mode		Sleep	Mode		Subac-		
Function		High- speed	Medium- speed	High- speed	Medium- speed	Watch Mode	tive Mode	Subsleep Mode	Stand-by Mode
System cle lator	ock oscil-	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Halted	Halted	Halted	Halted
Subclock	oscillator	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning
CPU	Instruc- tions	Func- tioning	Func- tioning	Halted	Halted	Halted	Func- tioning	Halted	Halted
	RAM	-		Retained	Retained	Retained	-	Retained	Retained
	Registers	-							
	I/O	_							Re- tained*1
External interrupts	IRQ0	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning
	IRQ1	_				Re-	-		
	IRQAEC	_				tained* <sup>5</sup>			Re- tained*⁵
	WKP7 to WKP0	_				Func- tioning	-		Func- tioning
Periph- eral	Timer A	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Func- tioning* <sup>4</sup>	Func- tioning* <sup>4</sup>	Func- tioning*⁴	Retained
modules	Asyn- chronous counter	-				Func- tioning* <sup>6</sup>	Func- tioning	Func- tioning	Func- tioning* <sup>6</sup>
	Timer F	_				Function- ing/reta- ined* <sup>7</sup>	Function- ing/reta- ined* <sup>7</sup>	Function- ing/reta- ined* <sup>7</sup>	Retained
	WDT	_				Retained	Function- ing/reta- ined* <sup>8</sup>	Retained	Retained
	SCI3	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Reset	Function- ing/reta- ined* <sup>2</sup>	Function- ing/reta- ined* <sup>2</sup>	Reset
	PWM	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Retained	Retained	Retained	Retained

### Table 5.3 Internal State in Each Operating Mode



Rev. 3.00, 06/03, page 101 of 408

		Active Mode		Sleep Mode		_	Subac-		
Function		High- speed	Medium- speed	High- speed	Medium- speed	Watch Mode	tive Mode	Subsleep Mode	Stand-by Mode
Periph- eral modules	A/D con- verter	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Retained	Retained	Retained	Retained
	LCD	Func- tioning	Func- tioning	Func- tioning	Func- tioning	Function- ing/reta- ined* <sup>3</sup>	Function- ing/reta- ined* <sup>3</sup>	Function- ing/reta- ined* <sup>3</sup>	Retained

Notes: 1. Register contents are retained. Output is the high-impedance state.

- 2. Functioning if  $\phi_w/2$  is selected as an internal clock, or halted and retained otherwise.
- 3. Functioning if  $\phi w$ ,  $\phi w/2$ , or  $\phi w/4$  is selected as a clock to be used. Halted and retained otherwise.
- 4. Functioning if the timekeeping time-base function is selected.
- 5. An external interrupt request is ignored. Contents of the interrupt request register are not affected.
- 6. The counter can be incremented. An interrupt cannot occur.
- 7. Functioning if  $\phi$ w/4 is selected as an internal clock. Halted and retained otherwise.
- 8. Functioning if  $\phi w/32$  is selected as an internal clock. Halted and retained otherwise.

### 5.2.1 Sleep Mode

In sleep mode, CPU operation is halted but the system clock oscillator, subclock oscillator, and on-chip peripheral modules function. In sleep (medium-speed) mode, the on-chip peripheral modules function at the clock frequency set by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained.

Sleep mode is cleared by an interrupt. When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable bit. After sleep mode is cleared, a transition is made from sleep (high-speed) mode to active (high-speed) mode or from sleep (medium-speed) mode to active (medium-speed) mode.

When the  $\overline{\text{RES}}$  pin goes low, the CPU goes into the reset state and sleep mode is cleared. Since an interrupt request signal is synchronous with the system clock, the maximum time of  $2/\phi$  (s) may be delayed from the point at which an interrupt request signal occurs until the interrupt exception handling is started.

Furthermore, it sometimes operates with half state early timing at the time of transition to sleep (medium-speed) mode.

Rev. 3.00, 06/03, page 102 of 408



### 5.2.2 Standby Mode

In standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, standby mode is cleared and interrupt exception handling starts. After standby mode is cleared, a transition is made to active (high-speed) or active (medium-speed) mode according to the MSON bit in SYSCR2. Standby mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable bit.

When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the  $\overline{\text{RES}}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{\text{RES}}$  pin is driven high.

### 5.2.3 Watch Mode

In watch mode, the system clock oscillator and CPU operation stop and on-chip peripheral modules stop functioning except for the timer A, timer F, asynchronous event counter, and LCD controller/driver. However, as long as the rated voltage is supplied, the contents of CPU registers, some on-chip peripheral module registers, and on-chip RAM are retained. The I/O ports retain their state before the transition.

Watch mode is cleared by an interrupt. When an interrupt is requested, watch mode is cleared and interrupt exception handling starts. When watch mode is cleared by an interrupt, a transition is made to active (high-speed) mode, active (medium-speed) mode, or subactive mode depending on the settings of the LSON bit in SYSCR1 and the MSON bit in SYSCR2. When the transition is made to active mode, after the time set in bits STS2 to STS0 in SYSCR1 has elapsed, interrupt exception handling starts. Watch mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable bit.

When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the  $\overline{\text{RES}}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{\text{RES}}$  pin is driven high.



### 5.2.4 Subsleep Mode

In subsleep mode, the CPU operation stops but on-chip peripheral modules other than the A/D converter and PWM function. As long as a required voltage is applied, the contents of CPU registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. After subsleep mode is cleared, a transition is made to subactive mode. Subsleep mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.

When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the  $\overline{\text{RES}}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{\text{RES}}$  pin is driven high.

### 5.2.5 Subactive Mode

In subactive mode, the system clock oscillator stops but on-chip peripheral modules other than the A/D converter and PWM function. As long as a required voltage is applied, the contents of some registers of the on-chip peripheral modules are retained.

Subactive mode is cleared by the SLEEP instruction. When subacitve mode is cleared, a transition to subsleep mode, active mode, or watch mode is made, depending on the combination of bits SSBY and LSON in SYSCR1, bits MSON and DTON in SYSCR2, and bit TMA3 in TMA. Subactive mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.

When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the  $\overline{\text{RES}}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{\text{RES}}$  pin is driven high.

The operating frequency of subactive mode is selected from  $\phi_w/2$ ,  $\phi_w/4$ , and  $\phi_w/8$  by the SA1 and SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency changes to the frequency which is set before the execution.

Rev. 3.00, 06/03, page 104 of 408



### 5.2.6 Active (Medium-Speed) Mode

In active (medium-speed) mode, the system clock oscillator, subclock oscillator, CPU, and onchip peripheral modules function.

Active (medium-speed) mode is cleared by the SLEEP instruction. When active (medium-speed) mode is cleared, a transition to standby mode is made depending on the combination of bits SSBY and LSON in SYSCR1 and bit TMA3 in TMA, a transition to watch mode is made depending on the combination of bit SSBY in SYSCR1 and bit TMA3 in TMA, or a transition to sleep mode is made depending on the combination of bits SSBY and LSON in SYSCR1. Moreover, a transition to active (high-speed) mode or subactive mode is made by a direct transition. Active (medium-sleep) mode is not entered if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register. When the RES pin goes low, the CPU goes into the reset state and active (medium-sleep) mode is cleared.

Furthermore, it sometimes operates with half state early timing at the time of transition to active (medium-speed) mode.

In active (medium-speed) mode, the on-chip peripheral modules function at the clock frequency set by the MA1 and MA0 bits in SYSCR1.

# 5.3 Direct Transition

The CPU can execute programs in two modes: active and subactive mode. A direct transition is a transition between these two modes without stopping program execution. A direct transition can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. The direct transition also enables operating frequency modification in active or subactive mode. After the mode transition, direct transition interrupt exception handling starts.

If the direct transition interrupt is disabled in interrupt permission register 2, a transition is made instead to sleep or watch mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep or watch mode will be entered, and the resulting mode cannot be cleared by means of an interrupt.

- Direct transfer from active (high-speed) mode to active (medium-speed) mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via sleep mode.
- Direct transfer from active (medium-speed) mode to active (high-speed) mode When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mode.



Rev. 3.00, 06/03, page 105 of 408

- Direct transfer from active (high-speed) mode to subactive mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (high-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in bits STS2 to STS0 in SYSCR1 has elapsed.
- Direct transfer from active (medium-speed) mode to subactive mode When a SLEEP instruction is executed in active (medium-speed) while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (medium-speed) mode
   When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in bits STS2 to STS0 in SYSCR1 has elapsed.

### 5.3.1 Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (1).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal processing states)} × (tcyc before transition) + (Number of interrupt exception handling execution states) × (tcyc after transition)

.....(1)

Example: Direct transition time =  $(2 + 1) \times 2$ tosc +  $14 \times 16$ tosc = 230tosc (when  $\phi/8$  is selected as the CPU operating clock)

RENESAS

Legend: tosc: OSC clock cycle time tcyc: System clock (\$\$) cycle time

Rev. 3.00, 06/03, page 106 of 408

### 5.3.2 Direct Transition from Active (Medium-Speed) Mode to Active (High-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (2).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal processing states)} × (tcyc before transition) + (Number of interrupt exception handling execution states) × (tcyc after transition)

.....(2)

Example: Direct transition time =  $(2 + 1) \times 16$ tosc +  $14 \times 2$ tosc = 76tosc (when  $\phi/8$  is selected as the CPU operating clock)

Legend: tosc: OSC clock cycle time tcyc: System clock (\$\phi\$) cycle time

#### 5.3.3 Direct Transition from Subactive Mode to Active (High-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (3).


Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal processing states)} × (tsubcyc before transition) + {(Wait time set in bits STS2 to STS0) + (Number of interrupt exception handling execution states)} × (tcyc after transition)

.....(3)

Example: Direct transition time =  $(2 + 1) \times 8tw + (8192 + 14) \times 2tosc = 24tw + 16412tosc$ (when  $\phi w/8$  is selected as the CPU operating clock and wait time = 8192 states)

RENESAS

Legend: tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock ( $\phi$ ) cycle time tsubcyc: Subclock ( $\phi_{SUB}$ ) cycle time



### 5.3.4 Direct Transition from Subactive Mode to Active (Medium-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (4).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal processing states)} × (tsubcyc before transition) + {(Wait time set in bits STS2 to STS0) + (Number of interrupt exception handling execution states)} × (tcyc after transition)

.....(4)

Example: Direct transition time =  $(2 + 1) \times 8tw + (8192 + 14) \times 16tosc = 24tw + 131296tosc$  (when  $\frac{4}{8}$  or  $\frac{6}{8}$  is selected as the CPU operating clock and wait time = 8192 states)

Legend: tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock ( $\phi$ ) cycle time tsubcyc: Subclock ( $\phi_{sub}$ ) cycle time

#### 5.3.5 Notes on External Input Signal Changes before/after Direct Transition

- Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.5.2, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.5.2, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.5.2, Notes on External Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.5.2, Notes on External Input Signal Changes before/after Standby Mode.

Rev. 3.00, 06/03, page 108 of 408



# 5.4 Module Standby Function

The module-standby function can be set to any peripheral module. In module standby mode, the clock supply to modules stops to enter the power-down mode. Module standby mode enables each on-chip peripheral module to enter the standby state by clearing a bit that corresponds to each module in CKSTPR1 and CKSTPR2 to 0 and cancels the mode by setting the bit to 1. (See section 5.1.3, Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2).)

### 5.5 Usage Notes

### 5.5.1 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TMA3 is cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Figure 5.2 shows the timing in this case.




Figure 5.2 Standby Mode Transition and Pin States

### 5.5.2 Notes on External Input Signal Changes before/after Standby Mode

- When external input signal changes before/after standby mode or watch mode
  When an external input signal such as IRQ, WKP, or IRQAEC is input, both the high- and
  low-level widths of the signal must be at least two cycles of system clock φ or subclock φ<sub>sub</sub>
  (referred to together in this section as the internal clock). As the internal clock stops in standby
  mode and watch mode, the width of external input signals requires careful attention when a
  transition is made via these operating modes. Ensure that external input signals conform to the
  conditions stated in 3, Recommended timing of external input signals, below.
- 2. When external input signals cannot be captured because internal clock stops The case of falling edge capture is shown in figure 5.3.

Rev. 3.00, 06/03, page 109 of 408



As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active (high-speed or medium-speed) mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than 2 toye or 2 tsubcyc.

3. Recommended timing of external input signals

To ensure dependable capture of an external input signal, high- and low-level signal widths of at least 2  $_{tcyc}$  or 2  $_{tsubcyc}$  are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a 2  $_{tcyc}$  or 2  $_{tsubcyc}$  level width is secured.




Figure 5.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode

4. Input pins to which these notes apply:  $\overline{\text{IRQ1}}$ ,  $\overline{\text{IRQ0}}$ ,  $\overline{\text{WKP7}}$  to  $\overline{\text{WKP0}}$ , and IRQAEC



# Section 6 ROM

The H8/3802 has 16 kbytes of the on-chip mask ROM, the H8/3801 has 12 kbytes, and the H8/3800 has 8 kbytes. The H8/38004 has 32 kbytes of the on-chip mask ROM, the H8/38003 has 24 kbytes, the H8/38002 has 16 kbytes, the H8/38001 has 12 kbytes, and the H8/38000 has 8 kbytes. The ROM is connected to the CPU by a 16-bit data bus, allowing high-speed two-state access for both byte data and word data. The H8/3802 has a ZTAT version with 16-kbyte PROM. The H8/38004 and H8/38002 have F-ZTAT<sup>TM</sup> versions with 32-kbyte flash memory and 16-kbyte flash memory, respectively.

### 6.1 Block Diagram

Figure 6.1 shows a block diagram of the on-chip ROM.




Figure 6.1 Block Diagram of ROM (H8/3802)

RENESAS

### 6.2 H8/3802 PROM Mode

#### 6.2.1 Setting to PROM Mode

If the on-chip ROM is PROM, setting the chip to PROM mode stops operation as a microcomputer and allows the PROM to be programmed in the same way as the standard HN27C101 EPROM. However, page programming is not supported.

Table 6.1 shows how to set the chip to PROM mode.

#### Table 6.1Setting to PROM Mode

Pin Name	Setting
TEST	High level
PB0/AN0	Low level
PB1/AN1	_
PB2/AN2	High level

### 6.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter is required for conversion to 32 pins.

Figure 6.2 shows the pin-to-pin wiring of the socket adapter. Figure 6.3 shows a memory map.




H8/3802


EPROM socket

P-64A, FP-64E	DP-64S	Pin	Pin	HN27C101 (32 pir
8	16	RES	VPP	1
40	48	P60	EO0	13
39	47	P61	EO1	14
38	46	P62	EO2	15
37	45	P63	EO3	17
36	44	P64	EO4	18
35	43	P65	EO5	19
34	42	P66	EO6	20
33	41	P67	E07	21
57	1	P40	EA0	12
58	2	P41	EA1	11
10	18	P32	EA2	10
11	19	P33	EA3	9
12	20	P34	EA4	8
13	21	P35	EA5	7
14	22	P36	EA6	6
15	23	P37	EA7	5
32	40	P70	EA8	27
60	4	P43	EA9	26
30	38	P72	EA10	23
29	37	P73	EA11	25
28	36	P74	EA12	4
27	35	P75	EA13	28
26	34	P76	EA14	29
52	60	P93	EA15	3
53	61	P94	EA16	2
25	33	P77	CE	22
31	39	P71	OE	24
51	59	P92	PGM	
16	24	VCC	VCC	32
61	5	AVCC		
7	15	TEST		
2	10	X1		
64	8	PB2		
49	57	P90		
50	58	P91		
54	62	P95		
55	63	VSS	VSS	16
4	12	AVSS		
62	6	PB0		
63	7	PB1		

Figure 6.2 Socket Adapter Pin Correspondence (with HN27C101)









### 6.3 H8/3802 Programming

The write, verify, and other modes are selected as shown in table 6.2 in H8/3802 PROM mode.

	Pins						
Mode	ĈĒ	ŌĒ	PGM	Vpp	Vcc	EO7 to EO0	EA16 to EA0
Write	L	Н	L	Vpp	Vcc	Data input	Address input
Verify	L	L	Н	Vpp	Vcc	Data output	Address input
Programming disabled	L	L	L	Vpp	Vcc	High impedance	Address input
	L	Н	Н	_			
	Н	L	L				
	Н	Н	Н	_			
Legend							
L: Low lev	/el						
H: High le	I: High level						
Vpp: Vpp lev	vel						

Table 6.2Mode Selection in PROM Mode (H8/3802)

The specifications for writing and reading are identical to those for the standard HN27C101 EPROM. However, page programming is not supported, and so page programming mode must not be set. A PROM programmer that only supports page programming mode cannot be used. When selecting a PROM programmer, ensure that it supports high-speed, high-reliability byte-by-byte programming. Also, be sure to specify addresses from H'0000 to H'3FFF.


### 6.3.1 Writing and Verifying

Vcc level

Vcc:

An efficient, high-speed, high-reliability method is available for writing and verifying the PROM data. This method achieves high speed without voltage stress on the device and without lowering the reliability of written data.

The basic flow of this high-speed, high-reliability programming method is shown in figure 6.4.








Figure 6.4 High-Speed, High-Reliability Programming Flowchart

RENESAS

Table 6.3 and table 6.4 give the electrical characteristics in programming mode.

## Table 6.3DC Characteristics

(Conditions: Vcc =  $6.0 \text{ V} \pm 0.25 \text{ V}$ , Vpp =  $12.5 \text{ V} \pm 0.3 \text{ V}$ , Vss = 0 V, Ta =  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ )

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Input high- level voltage	$\begin{array}{c} \text{EO7 to EO0,} \\ \text{EA16 to EA0,} \\ \overline{\text{OE}}, \ \overline{\text{CE}}, \ \overline{\text{PGM}} \end{array}$	V <sub>IH</sub>	2.4	_	Vcc + 0.3	V	
Input low-level voltage	$\begin{array}{c} \text{EO7 to EO0,} \\ \text{EA16 to EA0,} \\ \hline \text{OE,} \ \hline \text{CE,} \ \hline \text{PGM} \end{array}$	V <sub>IL</sub>	-0.3	_	0.8	V	
Output high- level voltage	EO7 to EO0	V <sub>oh</sub>	2.4	—	_	V	I <sub>oH</sub> = -200 μA
Output low- level voltage	EO7 to EO0	V <sub>ol</sub>	—	—	0.45	V	I <sub>oL</sub> = 0.8 mA
Input leakage current	$\begin{array}{c} \text{EO7 to EO0,} \\ \text{EA16 to EA0,} \\ \hline \text{OE,} \ \hline \text{CE,} \ \hline \text{PGM} \end{array}$	I <sub>u</sub>	_	_	2	μA	V <sub>in</sub> = 5.25 V/0.5 V
Vcc current		I <sub>cc</sub>	_	_	40	mA	
Vpp current		I <sub>PP</sub>			40	mA	



#### Table 6.4AC Characteristics

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Address setup time	t <sub>as</sub>	2		_	μs	Figure 6.5*1
OE setup time	t <sub>oes</sub>	2	_	_	μs	
Data setup time	t <sub>DS</sub>	2	_	_	μs	
Address hold time	t <sub>AH</sub>	0	_	_	μs	
Data hold time	t <sub>DH</sub>	2	_	_	μs	
Data output disable time	t_F <sup>*²</sup>	_	_	130	μs	
Vpp setup time	t <sub>vps</sub>	2	_	_	μs	
Programming pulse width	t <sub>PW</sub>	0.19	0.20	0.21	ms	
PGM pulse width for overwrite programming	t <sub>opw</sub> ∗³	0.19	_	5.25	ms	
CE setup time	t <sub>ces</sub>	2	_	_	μs	
Vcc setup time	t <sub>vcs</sub>	2	_	_	μs	
Data output delay time	t <sub>oe</sub>	0	_	200	ns	

(Conditions: Vcc =  $6.0 \text{ V} \pm 0.25 \text{ V}$ , Vpp =  $12.5 \text{ V} \pm 0.3 \text{ V}$ , Ta =  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ )

Notes: 1. Input pulse level: 0.45 V to 2.4 V Input rise time/fall time  $\leq 20$  ns Timing reference levels Input: 0.8 V, 2.0 V

Output: 0.8 V, 2.0 V

- 2.  $t_{_{DF}}$  is defined at the point at which the output is floating and the output level cannot be read.
- 3. t<sub>opw</sub> is defined by the value given in figure 6.4, High-Speed, High-Reliability Programming Flow Chart.

Figure 6.5 shows a PROM write/verify timing.






Figure 6.5 PROM Write/Verify Timing

## 6.3.2 Programming Precautions

• Use the specified programming voltage and timing.

The programming voltage in PROM mode (Vpp) is 12.5 V. Use of a higher voltage can permanently damage the chip. Be especially careful with respect to PROM programmer overshoot.

Setting the PROM programmer to Renesas specifications for the HN27C101 will result in correct Vpp of 12.5 V.

- Make sure the index marks on the PROM programmer socket, socket adapter, and chip are properly aligned. If they are not, the chip may be destroyed by excessive current flow. Before programming, be sure that the chip is properly mounted in the PROM programmer.
- Avoid touching the socket adapter or chip while programming, since this may cause contact faults and write errors.
- Take care when setting the programming mode, as page programming is not supported.
- When programming with a PROM programmer, be sure to specify addresses from H'0000 to H'3FFF. If programming is inadvertently performed from H'4000 onward, it may not be

Rev. 3.00, 06/03, page 119 of 408



possible to continue PROM programming and verification. When programming, H'FF should be set as the data in address area H'4000 to H'1FFFF.

## 6.4 Reliability of Programmed Data

A highly effective way to improve data retention characteristics is to bake the programmed chips at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 6.6 shows the recommended screening procedure.




Figure 6.6 Recommended Screening Procedure

If a Group of programming errors occurs while the same PROM programmer is in use, stop programming and check the PROM programmer and socket adapter for defects.

Please inform Renesas of any abnormal conditions noted during or after programming or in screening of program data after high-temperature baking.

Rev. 3.00, 06/03, page 120 of 408



## 6.5 Overview of Flash Memory

## 6.5.1 Features

The features of the 32-kbyte or 16-kbyte flash memory built into the flash memory version are summarized below.

- Programming/erase methods
  - The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory of the HD64F38004 is configured as follows: 1 kbyte × 4 blocks and 28 kbytes × 1 block. The flash memory of the HD64F38002 is configured as follows: 1 kbyte × 4 blocks and 12 kbytes × 1 block. To erase the entire flash memory, each block must be erased in turn.
- On-board programming
  - On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed.
- Programmer mode
  - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
  - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.
- Programming/erasing protection
  - Sets software protection against flash memory programming/erasing.
- Power-down mode
  - Operation of the power supply circuit can be partly halted in subactive mode. As a result, flash memory can be read with low power consumption.






Figure 6.7 Block Diagram of Flash Memory




## 6.5.3 Block Configuration

Figure 6.8 shows the block configuration of 32-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The 32-kbyte flash memory is divided into 1 kbyte  $\times$  4 blocks and 28 kbytes  $\times$  1 block. Erasing is performed in these units. The 16-kbyte flash memory is divided into 1 kbyte  $\times$  4 blocks and 12 kbytes  $\times$  1 block. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

r					1
	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007F
Erase unit	H'0080	H'0081	H'0082		H'00FF
1 kbyte					
					1
	H'0380	H'0381	H'0382		H'03FF
	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047F
Erase unit	H'0480	H'0481	H'0482		H'04FF
1 kbyte					
ŀ	H'0780	H'0781	H'0782		H'07FF
ľ	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1 kbyte					1
					1
	H'0B80	H'0B81	H'0B82		H'0BFF
[	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1 kbyte					
-	H'0F80	H'0F81	H'0F82		H'0FFF
ľ	H'1000	H'1001	H'1002	- Programming unit: 128 bytes -	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
28 kbytes					
, ,					1 1 1
					1 1 1
	H'7F80	H'7F81	H'7F82		H'7FFF

Figure 6.8 (1) Block Configuration of 32-Kbyte Flash Memory



	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007F
Erase unit	H'0080	H'0081	H'0082		H'00FF
1 kbyte					1
					1
	H'0380	H'0381	H'0382		H'03FF
	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047F
Erase unit	H'0480	H'0481	H'0482		H'04FF
1 kbyte					
			1 1 1 1 1 1		1 1 1
	H'0780	H'0781	H'0782		H'07FF
	H'0800	H'0801	H'0802	- Programming unit: 128 bytes -	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1 kbyte		1 1 1	1 I 1 I 1 I		1
	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit					i
1 kbyte	H'0C80	H'0C81	H'0C82		H'0CFF
i kbyle					1
	H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	- Programming unit: 128 bytes -	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
12 kbytes					
	H'3F80	H'3F81	H'3F82		H'3FFF

Figure 6.8 (2) Block Configuration of 16-Kbyte Flash Memory

## 6.6 **Register Descriptions**

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register (EBR)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

Rev. 3.00, 06/03, page 124 of 408



## 6.6.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 6.8, Flash Memory Programming/Erasing.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	—	0	—	Reserved
				This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable
				When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, flash memory programming/erasing is invalid. Other FLMCR1 bits and all EBR bits cannot be set.
5	ESU	0	R/W	Erase Setup
				When this bit is set to 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting the E bit to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup
				When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1, the flash memory changes to erase-verify mode. When it is cleared to 0, erase-verify mode is cancelled.
2	PV	0	R/W	Program-Verify
				When this bit is set to 1, the flash memory changes to program-verify mode. When it is cleared to 0, program-verify mode is cancelled.
1	E	0	R/W	Erase
				When this bit is set to 1, and while the SWE = 1 and ESU = 1 bits are 1, the flash memory changes to erase mode. When it is cleared to 0, erase mode is cancelled.
0	Р	0	R/W	Program
				When this bit is set to 1, and while the SWE = 1 and PSU = 1 bits are 1, the flash memory changes to program mode. When it is cleared to 0, program mode is cancelled.
Mater				Deheuld wet he est at the same time

Note: Bits SWE, PSU, EV, PV, E, and P should not be set at the same time.



### 6.6.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during an operation on flash memory (programming or erasing). When flash memory goes to the error-protection state, this bit is set to 1.
				See section 6.9.3, Error Protection, for details.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

#### 6.6.3 Erase Block Register (EBR)

EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR to be automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	_	Reserved
				These bits are always read as 0.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'1000 to H'7FFF will be erased in the HD64F38004.
				When this bit is set to 1, 12 kbytes of H'1000 to H'3FFF will be erased in the HD64F38002.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H'0FFF will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H'0BFF will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H'07FF will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H'03FF will be erased.



## 6.6.4 Flash Memory Power Control Register (FLPWCR)

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. There are two modes: mode in which operation of the power supply circuit of flash memory is partly halted in power-down mode and flash memory can be read, and mode in which even if a transition is made to subactive mode, operation of the power supply circuit of flash memory is retained and flash memory can be read.

Bit	Bit Name	Initial Value	R/W	Description
7	PDWND	0	R/W	Power-Down Disable
				When this bit is 0 and a transition is made to subactive mode, the flash memory enters the power-down mode. When this bit is 1, the flash memory remains in the normal mode even after a transition is made to subactive mode.
6 to 0	_	All 0		Reserved
				These bits are always read as 0.

## 6.6.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR, and FLPWCR.

Bit	Bit Name	Initial Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable
				Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0.
6 to 0	—	All 0	_	Reserved
				These bits are always read as 0.

## 6.7 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, this LSI changes to a mode depending on the TEST pin settings, P95 pin settings, and input level of each port, as shown in table 6.5. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

TEST	P95	P34	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode

Legend: X: Don't care.

## 6.7.1 Boot Mode

Table 6.6 shows the boot mode operations between reset end and branching to the programming control program.


- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.
- 2. The SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity. Since the inversion function of SPCR is configured not to inverse data of the TXD pin and RXD pin, do not place an inversion circuit between the host and this LSI.
- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.

Rev. 3.00, 06/03, page 128 of 408

- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 6.7.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the TEST pin and P95 pin. Boot mode is also cleared when a WDT overflow occurs.
- 8. Do not change the TEST pin and P95 pin input levels in boot mode.



#### Table 6.6Boot Mode Operation



Host Bit Rate	Oscillation Frequency Range of LSI (f <sub>osc</sub> )
4,800 bps	8 to 10 MHz
2,400 bps	4 to 10 MHz
1,200 bps	2 to 10 MHz

# Table 6.7Oscillation Frequencies for which Automatic Adjustment of LSI Bit Rate is<br/>Possible $(f_{osc})$

#### 6.7.2 Programming/Erasing in User Program Mode

User program mode means the execution state of the user program. On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 6.9 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.




Figure 6.9 Programming/Erasing Flowchart Example in User Program Mode

## 6.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 6.8.1, Program/Program-Verify and section 6.8.2, Erase/Erase-Verify, respectively.

## 6.8.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 6.10 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 6.8, and additional programming data computation according to table 6.9.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Table 6.10 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower one bit is B'0. Verify data can be read in word units from the address to which a dummy write was performed.
- 8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.

Rev. 3.00, 06/03, page 132 of 408





Figure 6.10 Program/Program-Verify Flowchart



Program Data	Verify Data	Reprogram Data	Comments
0	0	1	Programming completed
0	1	0	Reprogram bit
1	0	1	_
1	1	1	Remains in erased state

## Table 6.8 Reprogram Data Computation Table

## Table 6.9 Additional-Program Data Computation Table

Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program bit
0	1	1	No additional programming
1	0	1	No additional programming
1	1	1	No additional programming

## Table 6.10Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	—	

Note: Time shown in  $\mu$ s.



## 6.8.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 6.11 should be followed.


- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is B'0. Verify data can be read in word units from the address to which a dummy write was performed.
- 6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

## 6.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.







Rev. 3.00, 06/03, page 136 of 408

## 6.9 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

## 6.9.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, watch mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register (EBR) are initialized. In a reset via the  $\overline{\text{RES}}$  pin, the reset state is not entered unless the  $\overline{\text{RES}}$  pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the  $\overline{\text{RES}}$  pin low for the  $\overline{\text{RES}}$  pulse width specified in the AC Characteristics section.

## 6.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register (EBR), erase protection can be set for individual blocks. When EBR is set to H'00, erase protection is set for all blocks.

## 6.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset.



Rev. 3.00, 06/03, page 137 of 408

## 6.10 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip Renesas 64-kbyte flash memory (FZTAT64V3). A 10-MHz input clock is required. For the conditions for transition to programmer mode, see table 6.5.

#### 6.10.1 Socket Adapter

The socket adapter converts the pin allocation of the HD64F38004 and HD64F38002 to that of the discrete flash memory HN28F101. The address of the on-chip flash memory is H'0000 to H'7FFF. Figure 6.12 shows the socket-adapter-pin correspondence diagram.

#### 6.10.2 Programmer Mode Commands

The following commands are supported in programmer mode.

- Memory Read Mode
- Auto-Program Mode
- Auto-Erase Mode
- Status Read Mode

Status polling is used for auto-programming, auto-erasing, and status read modes. In status read mode, detailed internal information is output after the execution of auto-programming or autoerasing. Table 6.11 shows the sequence of each command. In auto-programming mode, 129 cycles are required since 128 bytes are written at the same time. In memory read mode, the number of cycles depends on the number of address write cycles (n).

#### Table 6.11 Command Sequence in Programmer Mode

Command	Number of		1st Cycle			2nd Cycle	•
Name	Cycles	Mode	Address	Data	Mode	Address	Data
Memory read	1 + n	Write	Х	H'00	Read	RA	Dout
Auto- program	129	Write	Х	H'40	Write	WA	Din
Auto-erase	2	Write	Х	H'20	Write	Х	H'20
Status read	2	Write	Х	H'71	Write	Х	H'71

Legend n: Number of address write cycles

# Renesas

H8/38004F, I Pin No.	0,000021	Socket Adapter (Conversion to	HN28F10	1 (32 Pins)	
FP-64A	Pin Name	32-Pin			
FP-64E	Fininame	Arrangement)	Pin Name	Pin No.	
			FWE	1	
31	P71		A9	26	
			A16	2	
25	P77		A15	3	
49	P90	-	WE	31	
40	P60		I/O0	13	
39	P61		I/01	14	
38	P62		I/O2	15	
37	P63		I/O3	17	
36	P64		I/O4	18	
35	P65		I/O5	19	
34	P66		I/O6	20	
33	P67		I/07	21	
57	P40		A0	12	
58	P41		A1	11	
10	P32		A2	10	
11	P33		A3	9	
12	P34		A4	8	
13	P35		A5	7	
14	P36	+	A6	6	
15	P37		A7	5	
32	P70		A8	27	
59	P42		OE	24	
30	P72		A10	23	
29	P73		A11	25	
28	P74		A12	4	
27	P75		A13	28	
26	P76		A14	29	
60	P43		CE	22	
16	Vcc		Vcc	32	
61	AVcc		Vss	16	
2	X1				
7	TEST		Legend		
17	V1			n-write enabl	
50	P91			Data input Address input	
54	P95		CE: Chip e		JL
4	Vss		OE: Output		
55	Vss	+	WE: Write		
62	PB0				
63	PB1	<u>;</u> † ;			
64	PB2			scillation free	
6, 5	OSC1,OSC2	Oscillator circuit		scillator circu	it should
8	RES	Power-on reset circuit	be 10	) MHz.	
ner than above	(OPEN)				

Figure 6.12 Socket Adapter Pin Correspondence Diagram



## 6.10.3 Memory Read Mode

- 1. After completion of auto-program/auto-erase/status read operations, a transition is made to the command wait state. When reading memory contents, a transition to memory read mode must first be made with a command write, after which the memory contents are read. Once memory read mode has been entered, consecutive reads can be performed.
- 2. In memory read mode, command writes can be performed in the same way as in the command wait state.
- 3. After powering on, memory read mode is entered.
- 4. Tables 6.12 to 6.14 show the AC characteristics.

## Table 6.12 AC Characteristics in Transition to Memory Read Mode

(Conditions:  $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $Ta = 25^{\circ}C \pm 5^{\circ}C$ )

Item	Symbol	Min	Max	Unit	Test Condition
Command write cycle	t <sub>nxtc</sub>	20	_	μs	Figure 6.13
CE hold time	t <sub>ceh</sub>	0	_	ns	
CE setup time	t <sub>ces</sub>	0	_	ns	
Data hold time	t <sub>dh</sub>	50	_	ns	
Data setup time	t <sub>ds</sub>	50	_	ns	
Write pulse width	t <sub>wep</sub>	70	_	ns	
WE rise time	t <sub>r</sub>	_	30	ns	
WE fall time	t <sub>r</sub>	—	30	ns	_





Figure 6.13 Timing Waveforms for Memory Read after Command Write Rev. 3.00, 06/03, page 140 of 408


## Renesas

## Table 6.13 AC Characteristics in Transition from Memory Read Mode to Another Mode

(Conditions:  $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $Ta = 25^{\circ}C \pm 5^{\circ}C$ )

Item	Symbol	Min	Max	Unit	Test Condition
Command write cycle	t <sub>nxtc</sub>	20	_	μs	Figure 6.14
CE hold time	t <sub>ceh</sub>	0	_	ns	
CE setup time	t <sub>ces</sub>	0	_	ns	
Data hold time	t <sub>dh</sub>	50	_	ns	
Data setup time	t <sub>ds</sub>	50	_	ns	
Write pulse width	t <sub>wep</sub>	70	_	ns	
WE rise time	t <sub>r</sub>	_	30	ns	
WE fall time	t <sub>r</sub>		30	ns	





## Table 6.14 AC Characteristics in Memory Read Mode

(Conditions:  $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $Ta = 25^{\circ}C \pm 5^{\circ}C$ )

Item	Symbol	Min	Max	Unit	Test Condition
Access time	t <sub>acc</sub>	_	20	μs	Figures 6.15 and 6.16
CE output delay time	t <sub>ce</sub>	_	150	ns	_
OE output delay time	t <sub>oe</sub>	_	150	ns	_
Output disable delay time	t <sub>df</sub>	_	100	ns	_
Data output hold time	t <sub>oh</sub>	5	_	ns	_



Rev. 3.00, 06/03, page 141 of 408




Figure 6.15 Timing Waveforms in CE and OE Enable State Read




Figure 6.16 Timing Waveforms in CE and OE Clock System Read

## 6.10.4 Auto-Program Mode

- 1. When reprogramming previously programmed addresses, perform auto-erasing before autoprogramming.
- 2. Perform auto-programming once only on the same address block. It is not possible to program an address block that has already been programmed.
- 3. In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers. A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 4. The lower 7 bits of the transfer address must be low. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be flagged.
- 5. Memory address transfer is performed in the second cycle (figure 6.17). Do not perform transfer after the third cycle.
- 6. Do not perform a command write during a programming operation.

Rev. 3.00, 06/03, page 142 of 408

- 7. Perform one auto-program operation for a 128-byte block for each address. Two or more additional programming operations cannot be performed on a previously programmed address block.
- 8. Confirm normal end of auto-programming by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-program operation end decision pin).
- Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE.
- 10. Table 6.15 shows the AC characteristics.

## Table 6.15 AC Characteristics in Auto-Program Mode

(Conditions:  $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $Ta = 25^{\circ}C \pm 5^{\circ}C$ )

Item	Symbol	Min	Max	Unit	Test Condition
Command write cycle	t <sub>nxtc</sub>	20	_	μs	Figure 6.17
CE hold time	t <sub>ceh</sub>	0	_	ns	_
CE setup time	t <sub>ces</sub>	0	—	ns	
Data hold time	t <sub>dh</sub>	50	_	ns	_
Data setup time	t <sub>ds</sub>	50	_	ns	_
Write pulse width	t <sub>wep</sub>	70	_	ns	_
Status polling start time	t <sub>wsts</sub>	1	_	ms	_
Status polling access time	t <sub>spa</sub>	_	150	ns	_
Address setup time	t <sub>as</sub>	0	_	ns	_
Address hold time	t <sub>ah</sub>	60	_	ns	_
Memory write time	t <sub>write</sub>	1	3000	ms	_
WE rise time	t,	_	30	ns	_
WE fall time	t,		30	ns	




Figure 6.17 Timing Waveforms in Auto-Program Mode

## 6.10.5 Auto-Erase Mode

- 1. Auto-erase mode supports only entire memory erasing.
- 2. Do not perform a command write during auto-erasing.
- 3. Confirm normal end of auto-erasing by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-erase operation end decision pin).
- Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE.
- 5. Table 6.16 shows the AC characteristics.



#### Table 6.16 AC Characteristics in Auto-Erase Mode

(Conditions:	$V_{cc} = 3.3$	V ±0.3 V,	$V_{ss} = 0 V$	$T_{\rm c} = 25^{\circ}C \pm 5^{\circ}C$
--------------	----------------	-----------	----------------	--

Item	Symbol	Min	Max	Unit	Test Condition
Command write cycle	t <sub>nxtc</sub>	20	_	μs	Figure 6.18
CE hold time	t <sub>ceh</sub>	0	_	ns	_
CE setup time	t <sub>ces</sub>	0	_	ns	_
Data hold time	t <sub>dh</sub>	50	_	ns	_
Data setup time	t <sub>ds</sub>	50	_	ns	_
Write pulse width	t <sub>wep</sub>	70	_	ns	_
Status polling start time	t <sub>ests</sub>	1	_	ms	_
Status polling access time	t <sub>spa</sub>	_	150	ns	_
Memory erase time	t <sub>erase</sub>	100	40000	ms	_
WE rise time	t <sub>r</sub>	_	30	ns	_
WE fall time	t <sub>r</sub>		30	ns	




Figure 6.18 Timing Waveforms in Auto-Erase Mode

#### 6.10.6 Status Read Mode

- 1. Status read mode is provided to identify the kind of abnormal end. Use this mode when an abnormal end occurs in auto-program mode or auto-erase mode.
- 2. The return code is retained until a command write other than command write in status read mode is executed.
- 3. Table 6.17 shows the AC characteristics and table 6.18 shows the return codes.

#### Table 6.17 AC Characteristics in Status Read Mode

(Conditions:  $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{ss} = 0 \text{ V}$ ,  $Ta = 25^{\circ}C \pm 5^{\circ}C$ )

ltem	Symbol	Min	Max	Unit	Test Condition
Read time after command write	t <sub>nxtc</sub>	20	_	μs	Figure 6.19
CE hold time	t <sub>ceh</sub>	0	_	ns	_
CE setup time	t <sub>ces</sub>	0	_	ns	_
Data hold time	t <sub>dh</sub>	50	_	ns	_
Data setup time	t <sub>ds</sub>	50	_	ns	_
Write pulse width	$t_{_{wep}}$	70	_	ns	_
OE output delay time	t <sub>oe</sub>	_	150	ns	_
Disable delay time	t <sub>df</sub>	_	100	ns	_
CE output delay time	t <sub>ce</sub>	_	150	ns	_
WE rise time	t <sub>r</sub>	_	30	ns	_
WE fall time	t <sub>r</sub>	_	30	ns	_




Figure 6.19 Timing Waveforms in Status Read Mode

Pin Name	Initial Value	Description
I/07	0	1: Abnormal end
		0: Normal end
I/O6	0	1: Command error
		0: Otherwise
I/O5	0	1: Programming error
		0: Otherwise
I/O4	0	1: Erasing error
		0: Otherwise
I/O3	0	Undefined
I/O2	0	Undefined
I/O1	0	1: Over counting of writing or erasing
		0: Otherwise
I/O0	0	1: Effective address error
		0: Otherwise

 Table 6.18
 Return Codes in Status Read Mode

#### 6.10.7 Status Polling

- 1. The I/O7 status polling flag indicates the operating status in auto-program/auto-erase mode.
- 2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/auto-erase mode.

## Table 6.19 Status Polling Output


I/07	I/O6	I/O0 to I/O5	Status
0	0	0	During internal operation
1	0	0	Abnormal end
1	1	0	Normal end
0	1	0	_

#### 6.10.8 Programmer Mode Transition Time

Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory read mode.

 Table 6.20
 Stipulated Transition Times to Command Wait State

Item	Symbol	Min	Max	Unit	Test Condition
Oscillation stabilization time (crystal resonator)	t <sub>osc1</sub>	10	—	ms	Figure 6.20
Oscillation stabilization time (ceramic resonator)	_	5	—	ms	
Programmer mode setup time	t <sub>bmv</sub>	10	—	ms	
V <sub>cc</sub> hold time	t <sub>dwn</sub>	0		ms	



## Figure 6.20 Oscillation Stabilization Time, Boot Program Transfer Time, and Power-Down Sequence

## 6.10.9 Notes on Memory Programming

- 1. When performing programming using programmer mode on a chip that has been programmed/erased in on-board programming mode, auto-erasing is recommended before carrying out auto-programming.
- 2. The flash memory is initially in the erased state when the device is shipped by Renesas. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.

Rev. 3.00, 06/03, page 148 of 408



## 6.11 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

• Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.

• Standby mode

All flash memory circuits are halted.

Table 6.21 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 µs, even when the external clock is being used.

	Flash Memory Operating State			
LSI Operating State	PDWND = 0 (Initial value)	PDWND = 1		
Active mode	Normal operating mode	Normal operating mode		
Subactive mode	Power-down mode	Normal operating mode		
Sleep mode	Normal operating mode	Normal operating mode		
Subsleep mode	Standby mode	Standby mode		
Standby mode	Standby mode	Standby mode		
Watch mode	Standby mode	Standby mode		

RENESAS

#### Table 6.21 Flash Memory Operating States

Rev. 3.00, 06/03, page 150 of 408



# Section 7 RAM

This LSI has an on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling two-state access by the CPU to both byte data and word data.

Product Classi	fication	RAM Size	RAM Address
Flash memory version	H8/38004	1 kbyte	H'FB80 to H'FF7F
	H8/38002	1 kbyte	H'FB80 to H'FF7F
PROM version	H8/3802	1 kbyte	H'FB80 to H'FF7F
Mask ROM version	H8/3802	1 kbyte	H'FB80 to H'FF7F
	H8/3801	512 bytes	H'FD80 to H'FF7F
	H8/3800	512 bytes	H'FD80 to H'FF7F
	H8/38004	1 kbyte	H'FB80 to H'FF7F
	H8/38003	1 kbyte	H'FB80 to H'FF7F
	H8/38002	1 kbyte	H'FB80 to H'FF7F
	H8/38001	512 bytes	H'FD80 to H'FF7F
	H8/38000	512 bytes	H'FD80 to H'FF7F

## 7.1 Block Diagram

Figure 7.1 shows a block diagram of the on-chip RAM.





Figure 7.1 Block Diagram of RAM (H8/3802)



Rev. 3.00, 06/03, page 152 of 408



# Section 8 I/O Ports

This LSI is provided with three 8-bit I/O ports, one 7-bit I/O port, one 4-bit I/O port, one 3-bit I/O port, one 1-bit I/O port, one 4-bit input-only port, one 1-bit input-only port, and one 6-bit output-only port.

Each port is configured by the port control register (PCR) that controls input and output, and the port data register (PDR) that stores output data. Input or output can be assigned to individual bits. Ports 5, 6, 7, 8, and A are also used as liquid crystal display segment and common pins, selectable in 4-bit units.

See section 2.9.4, Bit Manipulation Instructions, for information on executing bit-manipulation instructions to write data in PCR or PDR. Block diagrams of each port are given in Appendix B, I/O Port Block Diagrams. Table 8.1 lists the functions of each port.



#### Table 8.1Port Functions

Port	Description	Pins	Other Functions	Function Switching Registers
Port 3	<ul> <li>7-bit I/O port</li> <li>Input pull-up MOS option</li> <li>Large-current port*<sup>1</sup></li> </ul>	P37/AEVL P36/AEVH P35 P34 P33	Asynchronous event counter event inputs AEVL, AEVH	PMR3
		P32/TMOFH P31/TMOFL	Timer F output compare output	PMR3
Port 4	1-bit input-only port	P43/IRQ0	External interrupt 0	PMR2
	• 3-bit I/O port	P42/TXD32 P41/RXD32 P40/SCK32	SCI3 data output (TXD32), data input (RXD32), clock input/output (SCK32)	SCR3 SMR
Port 5	<ul><li> 8-bit I/O port</li><li> Input pull-up MOS option</li></ul>	P57 to P50/ WKP7 to WKP0/ SEG8 to SEG1	Wakeup input (WKP7 to WKP0), segment output (SEG8 to SEG1)	PMR5 LPCR
Port 6	<ul><li> 8-bit I/O port</li><li> Input pull-up MOS option</li></ul>	P67 to P60/ SEG16 to SEG9	Segment output (SEG16 to SEG9)	LPCR
Port 7	8-bit I/O port	P77 to P70/ SEG24 to SEG17	Segment output (SEG24 to SEG17)	LPCR
Port 8	1-bit I/O port	P80/SEG25	Segment output (SEG25)	LPCR
Port 9	6-bit output-only port	P95 to P92	None	
	High-voltage, large-current port* <sup>1</sup>	P91, P90/ PWM2, PWM1	10-bit PWM output	PMR9
	• High-voltage, input port* <sup>2</sup>	IRQAEC	None	
Port A	• 4-bit I/O port	PA3 to PA0/ COM4 to COM1	Common output (COM4 to COM1)	LPCR
Port B	• 4-bit input-only port	PB3/AN3/ IRQ1	A/D converter analog input External interrupt 1	AMR PMRB
Notoo	1 Applied only to the H8/2002	PB2 to PB0/ AN2 to AN0	A/D converter analog input	AMR


Notes: 1. Applied only to the H8/3802 Group.


2. Applied only to the H8/3802 Group. In the H8/38004 Group, this is an input port.



# 8.1 Port 3

Port 3 is an I/O port also functioning as an asynchronous event counter input pin and timer F output pin. Figure 8.1 shows its pin configuration.





Port 3 has the following registers.

- Port data register 3 (PDR3)
- Port control register 3 (PCR3)
- Port pull-up control register 3 (PUCR3)
- Port mode register 3 (PMR3)
- Port mode register 2 (PMR2)

#### 8.1.1 Port Data Register 3 (PDR3)

PDR3 is a register that stores data of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7	P37	0	R/W	If port 3 is read while PCR3 bits are set to 1, the values
6	P36	0	R/W	stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0,
5	P35	0	R/W	the pin states are read.
4	P34	0	R/W	
3	P33	0	R/W	
2	P32	0	R/W	
1	P31	0	R/W	
0			_	Reserved



#### 8.1.2 Port Control Register 3 (PCR3)

Bit	Bit Name	Initial Value	R/W	Description
7	PCR37	0	W	Setting a PCR3 bit to 1 makes the corresponding pin an
6	PCR36	0	W	output pin, while clearing the bit to 0 makes the pin an
5	PCR35	0	W	input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3
4	PCR34	0	W	as a general I/O pin.
3	PCR33	0	W	PCR3 is a write-only register. Bits 7 to 1 are always read
2	PCR32	0	W	as 1.
1	PCR31	0	W	
0	_	_	W	Reserved
				The write value should always be 0.

PCR3 controls whether each of the port 3 pins functions as an input pin or output pin.

## 8.1.3 Port Pull-Up Control Register 3 (PUCR3)

PUCR3 controls whether the pull-up MOS of each of the port 3 pins is on or off.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PUCR37	0	R/W	When a PCR3 bit is cleared to 0, setting the
6	PUCR36	0	R/W	corresponding PUCR3 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0 turns
5	PUCR35	0	R/W	off the pull-up MOS.
4	PUCR34	0	R/W	
3	PUCR33	0	R/W	
2	PUCR32	0	R/W	
1	PUCR31	0	R/W	
0	_		W	Reserved
				The write value should always be 0.

# 8.1.4 Port Mode Register 3 (PMR3)

PMR3 controls the selection of pin functions for port 3 pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	AEVL	0	R/W	P37/AEVL Pin Function Switch
				This bit selects whether pin P37/AEVL is used as P37 or as AEVL.
				0: P37 I/O pin
				1: AEVL input pin
6	AEVH	0	R/W	P36/AEVH Pin Function Switch
				This bit selects whether pin P36/AEVH is used as P36 or as AEVH.
				0: P36 I/O pin
				1: AEVH input pin
5 to 3			W	Reserved
				The write value should always be 0.
2	TMOFH	0	R/W	P32/TMOFH Pin Function Switch
				This bit selects whether pin P32/TMOFH is used as P32 or as TMOFH.
				0: P32 I/O pin
				1: TMOFH output pin
1	TMOFL	0	R/W	P31/TMOFL Pin Function Switch
				This bit selects whether pin P31/TMOFL is used as P31 or as TMOFL.
				0: P31 I/O pin
				1: TMOFL output pin
0	_		W	Reserved
				The write value should always be 0.



#### 8.1.5 Port Mode Register 2 (PMR2)

PMR2 controls the PMOS on/off state for the P35 pin, selects a pin function for the P43/ $\overline{IRQ0}$  pin, and selects a clock of the watchdog timer.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
5	POF1	0	R/W	P35 Pin PMOS Control
				This bit controls the on/off state of the PMOS of the P35 pin output buffer.
				0: CMOS output
				1: NMOS open-drain output
4, 3	_	All 1		Reserved
				These bits are always read as 1 and cannot be modified.
2	WDCKS	0	R/W	Watchdog Timer Source Clock Select
				This bit selects input clocks of the watchdog timer.
				0:
				1:
				Note: This bit is reserved and only 0 can be written in the H8/3802 Group.
1	_	_	W	Reserved
				The write value should always be 0.
0	IRQ0	0	R/W	P43/IRQ0 Pin Function Switch
				This bit selects whether pin P43/IRQ0 is used as P43 or as IRQ0.
				0: P43 input pin
				1: IRQ0 input pin



#### 8.1.6 Pin Functions

The port 3 pin functions are shown below.

• P37/AEVL pin

The pin function depends on the combination of bit AEVL in PMR3 and bit PCR37 in PCR3.

AEVL	C	1	
PCR37	0	1	*
Pin Function	P37 input pin	P37 output pin	AEVL input pin

Legend \*: Don't care.

### • P36/AEVH pin

The pin function depends on the combination of bit AEVH in PMR3 and bit PCR36 in PCR3.

AEVH	(	1	
PCR36	0	*	
Pin Function	P36 input pin	P36 output pin	AEVH input pin

Legend \*: Don't care.

### • P35 to P33 pins

The pin function depends on the corresponding bit in PCR3.

(n = 5 to 3)

PCR3n	0	1
Pin Function	P3n input pin	P3n output pin

### • P32/TMOFH pin

The pin function depends on the combination of bit TMOFH in PMR3 and bit PCR32 in PCR3.

TMOFH	C	1	
PCR32	0	1	*
Pin Function	P32 input pin	P32 output pin	TMOFH output pin



• P31/TMOFL pin

The pin function depends on the combination of bit TMOFL in PMR3 and bit PCR31 in PCR3.

TMOFL	(	1	
PCR31	0	*	
Pin Function	P31 input pin	P31 output pin	TMOFL output pin

Legend \*: Don't care.

### 8.1.7 Input Pull-Up MOS

Port 3 has an on-chip input pull-up MOS function that can be controlled by software. When the PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 7 to 1)

PCR3n	C	1	
PUCR3n	0	1	*
Input Pull-Up MOS	Off	On	Off



# 8.2 Port 4

Port 4 is an I/O port also functioning as an interrupt input pin and SCI I/O pin. Figure 8.2 shows its pin configuration.




Figure 8.2 Port 4 Pin Configuration

Port 4 has the following registers.

- Port data register 4 (PDR4)
- Port control register 4 (PCR4)
- Serial port control register (SPCR)

#### 8.2.1 Port Data Register 4 (PDR4)

PDR4 is a register that stores data of port 4.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	1	_	Reserved
				These bits are always read as 1.
3	P43	1	R	If port 4 is read while PCR4 bits are set to 1, the values
2	P42	0	R/W	stored in PDR4 are read, regardless of the actual pin
1	P41	0	R/W	states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read.
0	P40	0	R/W	•

# RENESAS

#### 8.2.2 Port Control Register 4 (PCR4)

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 1	_	Reserved
				These bits are always read as 1.
2	PCR42	0	W	Setting a PCR4 bit to 1 makes the corresponding pin an
1	PCR41	0	W	output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR4 and in PDR4 are valid
0	PCR40	0	W	only when the corresponding pin is designated in SCR3 and SCR2 as a general I/O pin.
				PCR4 is a write-only register. Bits 2 to 0 are always read as 1.

PCR4 controls whether each of the port 4 pins functions as an input pin or output pin.

### 8.2.3 Serial Port Control Register (SPCR)

SPCR performs input/output data inversion switching of the RXD32 and TXD32 pins. Figure 8.3 shows the configuration.




Figure 8.3 Input/Output Data Inversion Function



		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	—	All 1	—	Reserved
				These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P42/TXD32 Pin Function Switch
				This bit selects whether pin P42/TXD32 is used as P42 or as TXD32.
				0: P42 I/O pin
				1: TXD32 output pin*
				Note: * Set the TE bit in SCR3 after setting this bit to 1.
4	_	_	W	Reserved
				The write value should always be 0.
3	SCINV3	0	R/W	TXD32 Pin Output Data Inversion Switch
				This bit specifies whether or not TXD32 pin output data is to be inverted.
				0: TXD32 output data is not inverted
				1: TXD32 output data is inverted
2	SCINV2	0	R/W	RXD32 Pin Input Data Inversion Switch
				This bit specifies whether or not RXD32 pin input data is to be inverted.
				0: RXD32 input data is not inverted
				1: RXD32 input data is inverted
1, 0	_		W	Reserved
				The write value should always be 0.
Note:	When the se	rial port co	ntrol rea	ister is modified, the data being input or output up to that

Note: When the serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying the serial port control register, modification must be made in a state in which data changes are invalidated.



#### 8.2.4 Pin Functions

The port 4 pin functions are shown below.

• P43/IRQ0 pin

The pin function depends on the IRQ0 bit in PMR2.

IRQ0	0	1
Pin Function	P43 input pin	IRQ0 input pin

#### • P42/TXD32 pin

The pin function depends on the combination of bit TE in SCR3, bit SPC32 in SPCR, and bit PCR42 in PCR4.

SPC32	C	1	
TE	C	1	
PCR42	0	1	*
Pin Function	P42 input pin	P42 output pin	TXD32 output pin

Legend \*: Don't care.

#### • P41/RXD32 pin

The pin function depends on the combination of bit RE in SCR3 and bit PCR41 in PCR4.

RE	C	1	
PCR41	0	*	
Pin Function	P41 input pin	P41 output pin	RXD32 input pin



• P40/SCK32 pin


The pin function depends on the combination of bits CKE1 and CKE0 in SCR3, bit COM in SMR, and bit PCR40 in PCR4.

CKE1		1			
CKE0		0		1	*
СОМ	(	1	*	*	
PCR40	0	;	*	*	
Pin Function	P40 input pin	SCK32 c	output pin	SCK32 input pin	

Legend \*: Don't care.

# 8.3 Port 5

Port 5 is an I/O port also functioning as a wakeup interrupt request input pin and LCD segment output pin. Figure 8.4 shows its pin configuration.




### Figure 8.4 Port 5 Pin Configuration

RENESAS

Port 5 has the following registers.

- Port data register 5 (PDR5)
- Port control register 5 (PCR5)
- Port pull-up control register 5 (PUCR5)
- Port mode register 5 (PMR5)



### 8.3.1 Port Data Register 5 (PDR5)

Bit	Bit Name	Initial Value	R/W	Description
7	P57	0	R/W	If port 5 is read while PCR5 bits are set to 1, the values
6	P56	0	R/W	stored in PDR5 are read, regardless of the actual pin
5	P55	0	R/W	states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read.
4	P54	0	R/W	
3	P53	0	R/W	
2	P52	0	R/W	
1	P51	0	R/W	
0	P50	0	R/W	

PDR5 is a register that stores data of port 5.

#### 8.3.2 Port Control Register 5 (PCR5)

PCR5 controls whether each of the port 5 pins functions as an input pin or output pin.

Bit	Bit Name	Initial Value	R/W	Description	
7	PCR57	0	W	Setting a PCR5 bit to 1 makes the corresponding pin an	
6	PCR56	0	W	output pin, while clearing the bit to 0 makes the pin an	
5	PCR55	0	W	input pin. The settings in PCR5 and in PDR5 are valid only when the corresponding pin is designated by PMI	
4	PCR54	0	W	and the SGS3 to SGS0 bits in LPCR as a general I/O pin.	
3	PCR53	0	W	PCR5 is a write-only register. Bits 7 to 0 are always read	
2	PCR52	0	W	as 1.	
1	PCR51	0	W		
0	PCR50	0	W		

#### 8.3.3 Port Pull-Up Control Register 5 (PUCR5)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PUCR57	0	R/W	When a PCR5 bit is cleared to 0, setting the
6	PUCR56	0	R/W	corresponding PUCR5 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0 turns
5	PUCR55	0	R/W	off the pull-up MOS.
4	PUCR54	0	R/W	
3	PUCR53	0	R/W	
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

PUCR5 controls whether the pull-up MOS of each of the port 5 pins is on or off.

#### 8.3.4 Port Mode Register 5 (PMR5)

PMR5 controls the selection of pin functions for port 5 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	WKP7	0	R/W	P5n/WKPn/SEGn+1 Pin Function Switch
6	WKP6	0	R/W	When pin P5n/WKPn/SEGn+1 is not used as SEGn+1,
5	WKP5	0	R/W	these bits select whether the pin is used as P5n or $\overline{WKPn}$ .
4	WKP4	0	R/W	
3	WKP3	0	R/W	0: P5n I/O pin
2	WKP2	0	R/W	1: WKPn input pin (n = 7 to 0)
1	WKP1	0	R/W	(1 = 7.00)
0	WKP0	0	R/W	

Note: For use as SEGn+1, see section 13.3.1, LCD Port Control Register (LPCR).

# Renesas

#### 8.3.5 Pin Functions

The port 5 pin functions are shown below.

• P57/WKP7/SEG8 to P54/WKP4/SEG5 pins

The pin function depends on the combination of bit WKPn in PMR5, bit PCR5n in PCR5, and bits SGS3 to SGS0 in LPCR.

(n = 7 to 4)

SGS3 to SGS0		3′0010, B′0011, E 0, B′0111, B′100	B′0010, B′0011, B′0100, B′0101, B′0110, B′0111, B′1000, B′1001	
WKPn	(	)	1	*
PCR5n	0	1	*	*
Pin Function	P5n input pin	P5n output pin	WKPn input pin	SEGn+1 output pin

Legend \*: Don't care.

### • P53/WKP3/SEG4 to P50/WKP0/SEG1 pins

The pin function depends on the combination of bit WKPm in PMR5, bit PCR5m in PCR5, and bits SGS3 to SGS0 in LPCR.

(m = 3 to 0)

SGS3 to SGS0		3′0001, B′0010, E 1, B′0110, B′011	B′0001, B′0010, B′0011, B′0100, B′0101, B′0110, B′0111, B′1000		
WKPm	(	)	1	*	
PCR5m	0 1		*	*	
Pin Function	P5m input pin	P5m output pin	WKPm input pin	SEGm+1 output pin	
Lagond *: Dap't care					



### 8.3.6 Input Pull-Up MOS

Port 5 has an on-chip input pull-up MOS function that can be controlled by software. When the PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.


(n = 7 to 0)

PCR5n	C	)	1
PUCR5n	0	1	*
Input Pull-Up MOS	Off	On	Off

Legend \*: Don't care.

# 8.4 Port 6

Port 6 is an I/O port also functioning as an LCD segment output pin. Figure 8.5 shows its pin configuration.



### Figure 8.5 Port 6 Pin Configuration

RENESAS

Port 6 has the following registers.

- Port data register 6 (PDR6)
- Port control register 6 (PCR6)
- Port pull-up control register 6 (PUCR6)

Rev. 3.00, 06/03, page 169 of 408

#### 8.4.1 Port Data Register 6 (PDR6)

Bit	Bit Name	Initial Value	R/W	Description
7	P67	0	R/W	If port 6 is read while PCR6 bits are set to 1, the values
6	P66	0	R/W	stored in PDR6 are read, regardless of the actual pin
5	P65	0	R/W	states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read.
4	P64	0	R/W	
3	P63	0	R/W	
2	P62	0	R/W	
1	P61	0	R/W	
0	P60	0	R/W	

PDR6 is a register that stores data of port 6.

#### 8.4.2 Port Control Register 6 (PCR6)

PCR6 controls whether each of the port 6 pins functions as an input pin or output pin.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR67	0	W	Setting a PCR6 bit to 1 makes the corresponding pin an
6	PCR66	0	W	output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR6 and in PDR6 are valid
5	PCR65	0	W	only when the corresponding pin is designated by the
4	PCR64	0	W	SGS3 to SGS0 bits in LPCR as a general I/O pin.
3	PCR63	0	W	PCR6 is a write-only register. Bits 7 to 0 are always read
2	PCR62	0	W	as 1.
1	PCR61	0	W	
0	PCR60	0	W	

#### 8.4.3 Port Pull-Up Control Register 6 (PUCR6)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PUCR67	0	R/W	When a PCR6 bit is cleared to 0, setting the
6	PUCR66	0	R/W	corresponding PUCR6 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0 turns
5	PUCR65	0	R/W	off the pull-up MOS.
4	PUCR64	0	R/W	
3	PUCR63	0	R/W	
2	PUCR62	0	R/W	
1	PUCR61	0	R/W	
0	PUCR60	0	R/W	

PUCR6 controls whether the pull-up MOS of each of the port 6 pins is on or off.

#### 8.4.4 **Pin Functions**

The port 6 pin functions are shown below.

• P67/SEG16 to P64/SEG13 pins

The pin function depends on the combination of bit PCR6n in PCR6 and bits SGS3 to SGS0 in LPCR.

(n = 7 to 4)

SGS3 to SGS0	Other than B'0100, B' B'1000, B'1001,	, , ,	B'0100, B'0101, B'0110, B'0111, B'1000, B'1001, B'1010, B'1011
PCR6n	0 1		*
Pin Function	P6n input pin P6n output p		SEGn+9 output pin

#### • P63/SEG12 to P60/SEG9 pins

The pin function depends on the combination of bit PCR6m in PCR6 and bits SGS3 to SGS0 in LPCR.

(m = 3 to 0)

- . . .

			( • • • • • )
SGS3 to	Other than B'0011, B'	0100, B′0101, B′0110,	B'0011, B'0100, B'0101, B'0110,
SGS0	B′0111, B′1000,	B'1001, B'1010	B'0111, B'1000, B'1001, B'1010
PCR6m	0	1	*
Pin Function	P6m input pin	P6m output pin	SEGm+9 output pin

Legend \*: Don't care.

#### 8.4.5 Input Pull-Up MOS


Port 6 has an on-chip input pull-up MOS function that can be controlled by software. When the PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.


			(n = 7 to 0)
PCR6n	C	)	1
PUCR6n	0	1	*
Input Pull-Up MOS	Off	On	Off



# 8.5 Port 7

Port 7 is an I/O port also functioning as an LCD segment output pin. Figure 8.6 shows its pin configuration.





Port 7 has the following registers.

- Port data register 7 (PDR7)
- Port control register 7 (PCR7)

#### 8.5.1 Port Data Register 7 (PDR7)

PDR7 is a register that stores data of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	P77	0	R/W	If port 7 is read while PCR7 bits are set to 1, the values
6	P76	0	R/W	stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0,
5	P75	0	R/W	the pin states are read.
4	P74	0	R/W	
3	P73	0	R/W	
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	

#### 8.5.2 Port Control Register 7 (PCR7)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCR77	0	W	Setting a PCR7 bit to 1 makes the corresponding pin an
6	PCR76	0	W	output pin, while clearing the bit to 0 makes the pin an
5	PCR75	0	W	input pin. The settings in PCR7 and in PDR7 are valid only when the corresponding pin is designated by the
4	PCR74	0	W	SGS3 to SGS0 bits in LPCR as a general I/O pin.
3	PCR73	0	W	PCR7 is a write-only register. Bits 7 to 0 are always read
2	PCR72	0	W	as 1.
1	PCR71	0	W	
0	PCR70	0	W	

PCR7 controls whether each of the port 7 pins functions as an input pin or output pin.

#### 8.5.3 Pin Functions

The port 7 pin functions are shown below.

• P77/SEG24 to P74/SEG21 pins

The pin function depends on the combination of bit PCR7n in PCR7 and bits SGS3 to SGS0 in LPCR.

(n = 7 to 4)

SGS3 to SGS0	Other than B'0110, B' B'1010, B'1011,		B'0110, B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101
PCR7n	0 1		*
Pin Function	P7n input pin	P7n output pin	SEGn+17 output pin



#### • P73/SEG20 to P70/SEG17 pins

The pin function depends on the combination of bit PCR7m in PCR7 and bits SGS3 to SGS0 in LPCR.

(m = 3 to 0)

SGS3 to SGS0	-	0110, B′0111, B′1000, B′1011, B′1100	B′0101, B′0110, B′0111, B′1000, B′1001, B′1010, B′1011, B′1100
PCR7m	0 1		*
Pin Function	P7m input pin	P7m output pin	SEGm+17 output pin

Legend \*: Don't care.

# 8.6 Port 8

Port 8 is an I/O port also functioning as an LCD segment output pin. Figure 8.7 shows its pin configuration.




Figure 8.7 Port 8 Pin Configuration

Port 8 has the following registers.

- Port data register 8 (PDR8)
- Port control register 8 (PCR8)



#### 8.6.1 Port Data Register 8 (PDR8)

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_			Reserved
0	P80	0	R/W	If port 8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read.

PDR8 is a register that stores data of port 8.

### 8.6.2 Port Control Register 8 (PCR8)

PCR8 controls whether each of the port 8 pins functions as an input pin or output pin.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	_		W	Reserved
				The write value should always be 0.
0	PCR80	0	W	Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR8 and in PDR8 are valid only when the corresponding pin is designated by the SGS3 to SGS0 bits in LPCR as a general I/O pin. PCR8 is a write-only register.

#### 8.6.3 Pin Functions

The port 8 pin functions are shown below.

• P80/SEG25 pin


The pin function depends on the combination of bit PCR80 in PCR8 and bits SGS3 to SGS0 in LPCR.


SGS3 to SGS0	Other than B′0111, B′ B′1011, B′1100,	, , ,	B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101, B'1110
PCR80	0	1	*
Pin Function	P80 input pin	P80 output pin	SEG25 output pin



# 8.7 Port 9

Port 9 is an output-only port also functioning as a PWM output pin. Figure 8.8 shows its pin configuration.





Port 9 has the following registers.

- Port data register 9 (PDR9)
- Port mode register 9 (PMR9)

### 8.7.1 Port Data Register 9 (PDR9)

PDR9 is a register that stores data of port 9.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	_	Reserved
				The initial value should not be changed.
5	P95	1	R/W	If PDR9 is read, the values stored in PDR9 are read.
4	P94	1	R/W	
3	P93	1	R/W	
2	P92	1	R/W	
1	P91	1	R/W	
0	P90	1	R/W	

#### 8.7.2 Port Mode Register 9 (PMR9)

PMR9 controls the selection of the P90 and P91 pin functions.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 1		Reserved
				The initial value should not be changed.
3	PIOFF	0	R/W	P92 to P90 Step-Up Circuit Control
				This bit turns on and off the P92 to P90 step-up circuit.
				0: Step-up circuit of large-current port is turned on
				1: Step-up circuit of large-current port is turned off
				Note: This is a readable/writable reserved bit in the H8/38004 Group.
2	_	_	W	Reserved
				The write value should always be 0.
1	PWM2	0	R/W	P9n/PWMn+1 Pin Function Switch
0	PWM1	0	R/W	These bits select whether pin P9n/PWMn+1 is used as P9n or as PWMn+1. (n = 1, 0)
				0: P9n output pin
				1: PWMn+1 output pin

Note: When turning the step-up circuit on or off, the register must be rewritten only when the buffer NMOS is off (port data is 1).

When turning the step-up circuit on, first clear PIOFF to 0, then wait for the elapse of 30 system clock before turning the buffer NMOS on (clearing port data to 0).

Without the elapse of the 30 system clock interval the step-up circuit will not start up, and it will not be possible for a large current to flow, making operation unstable.

#### 8.7.3 Pin Functions

The port 9 pin functions are shown below.

#### • P91/PWMn+1 to P90/PWMn+1 pins


(n = 1, 0)

PMR9n	0	1
Pin Function	P9n output pin	PWMn+1 output pin



# 8.8 Port A

Port A is an I/O port also functioning as an LCD common output pin. Figure 8.9 shows its pin configuration.





Port A has the following registers.

- Port data register A (PDRA)
- Port control register A (PCRA)

#### 8.8.1 Port Data Register A (PDRA)

PDRA is a register that stores data of port A.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 1	_	Reserved
				The initial value should not be changed.
3	PA3	0	R/W	If port A is read while PCRA bits are set to 1, the values
2	PA2	0	R/W	stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0,
1	PA1	0	R/W	the pin states are read.
0	PA0	0	R/W	

RENESAS

#### 8.8.2 Port Control Register A (PCRA)

PCRA controls whether each of the port A pins functions as an input pin or output pin.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				The initial value should not be changed.
3	PCRA3	0	W	Setting a PCRA bit to 1 makes the corresponding pin an
2	PCRA2	0	W	output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCRA and in PDRA are valid
1	PCRA1	0	W	only when the corresponding pin is designated in LPCR
0	PCRA0	0	W	as a general I/O pin.
				PCRA is a write-only register. Bits 3 to 0 are always read as 1.

#### 8.8.3 Pin Functions

The port A pin functions are shown below.

#### • PA3/COM4 pin

The pin function depends on the combination of bit PCRA3 in PCRA and bits SGS3 to SGS0 in LPCR.

SGS3 to SGS0	B′0000	B′0000	Other than B'0000
PCRA3	0	1	*
Pin Function	PA3 input pin	PA3 output pin	COM4 output pin

Legend \*: Don't care.

#### • PA2/COM3 pin

The pin function depends on the combination of bit PCRA2 in PCRA and bits SGS3 to SGS0 in LPCR.

SGS3 to SGS0	B′0000	B′0000	Other than B'0000
PCRA2	0	1	*
Pin Function	PA2 input pin	PA2 output pin	COM3 output pin



### • PA1/COM2 pin

The pin function depends on the combination of bit PCRA1 in PCRA and bits SGS3 to SGS0 in LPCR.

SGS3 to SGS0	B′0000	B′0000	Other than B'0000
PCRA1	0	1	*
Pin Function	PA1 input pin	PA1 output pin	COM2 output pin

Legend \*: Don't care.

#### • PA0/COM1 pin

The pin function depends on the combination of bit PCRA0 in PCRA and bits SGS3 to SGS0 in LPCR.

SGS3 to SGS0	B′0000	B′0000	Other than B'0000
PCRA0	0	1	*
Pin Function	PA0 input pin	PA0 output pin	COM1 output pin

Legend \*: Don't care.

# 8.9 Port B

Port B is an input-only port also functioning as an analog input pin and interrupt input pin. Figure 8.10 shows its pin configuration.




Figure 8.10 Port B Pin Configuration

Port B has the following registers.

- Port data register B (PDRB)
- Port mode register B (PMRB)

# Renesas

#### 8.9.1 Port Data Register B (PDRB)

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	Undefined	_	Reserved
3	PB3	Undefined	R	Reading PDRB always gives the pin states. However, if
2	PB2		R	a port B pin is selected as an analog input channel for the A/D converter by bits CH3 to CH0 in AMR, that pin
1	PB1		R	reads 0 regardless of the input voltage.
0	PB0		R	

PDRB is a register that stores data of port B.

## 8.9.2 Port Mode Register B (PMRB)

PMRB controls the selection of the PB3 pin functions.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1		Reserved
				These bits are always read as 1 and cannot be modified.
3	IRQ1	0	R/W	PB3/AN3/IRQ1 Pin Function Switch
				This bit selects whether pin PB3/AN3/IRQ1 is used as PB3/AN3 or as IRQ1.
				0: PB3/AN3 input pin
				1: IRQ1 input pin
2 to 0	_	All 1		Reserved
				These bits are always read as 1 and cannot be modified.

Note: Rising or falling edge sensing can be selected for the IRQ1 pin.



#### 8.9.3 Pin Functions

The port B pin functions are shown below.

#### • PB3/AN3/IRQ1 pin

The pin function depends on the combination of bits CH3 to CH0 in AMR and bit IRQ1 in PMRB.

IRQ1	C	1	
CH3 to CH0	Other than B'0111 B'0111		*
Pin Function	PB3 input pin	AN3 input pin	IRQ1 input pin

Legend \*: Don't care.

### • PB2/AN2 pin

The pin function depends on bits CH3 to CH0 in AMR.

CH3 to CH0	Other than B'0110	B′0110	
Pin Function	PB2 input pin	AN2 input pin	

#### • PB1/AN1 pin

The pin function depends on bits CH3 to CH0 in AMR.

CH3 to CH0	Other than B'0101	B′0101		
Pin Function PB1 input pin		AN1 input pin		

#### • PB0/AN0 pin

The pin function depends on bits CH3 to CH0 in AMR.

CH3 to CH0	Other than B'0100	B′0100
Pin Function	PB0 input pin	AN0 input pin

# 8.10 Usage Notes

#### 8.10.1 How to Handle Unused Pin

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
  - Pull it up to Vcc with an on-chip pull-up MOS.
  - Pull it up to Vcc with an external resistor of approximately  $100 \text{ k}\Omega$ .
  - Pull it down to Vss with an external resistor of approximately 100 k $\Omega$ .
  - For a pin also used by the A/D converter, pull it up to AVcc.
- If an unused pin is an output pin, handle it in one of the following ways:
  - Set the output of the unused pin to high and pull it up to Vcc with an on-chip pull-up MOS.
  - Set the output of the unused pin to high and pull it up to Vcc with an external resistor of approximately 100 k $\Omega$ .
  - Set the output of the unused pin to low and pull it down to GND with an external resistor of approximately 100 k $\Omega$ .



# Section 9 Timers

# 9.1 Overview

The H8/3802 Group provides three timers: timer A, timer F, and asynchronous event counter. The H8/38004 Group provides four timers: timer A, timer F, asynchronous event counter, and watchdog timer.

The functions of these timers are summarized in table 9.1.



Rev. 3.00, 06/03, page 185 of 408

Name	Fu	inctions	Internal Clock	Event Input Pin	Waveform Output Pin	Remarks
Timer A	٠	8-bit timer	φ/8 to φ/8192	_	_	
	•	Interval function	(8 choices)			
	•	Clock time base	$\phi_w/128$ (choice of 4 overflow periods)	-		
Timer F	٠	16-bit timer	$\phi/4$ to $\phi/32$ , $\phi_w/4$	_	TMOFL	
	•	Also usable as two independent 8-bit timers.	(4 choices)		TMOFH	
	•	Output compare output function				
Asynchro-	٠	16-bit counter	φ/2 to φ/8	AEVL	_	
nous event counter	•	Also usable as two independent 8-bit counters Counts events asynchronous to $\phi$ and $\phi_w$ Can count asynchronous events (rising/falling/both edges) independ- antly of the MCLI's	(3 choices)	AEVH IRQAEC		
		ently of the MCU's internal clock				
Watchdog timer	•	Generates a reset signal by overflow of 8-bit counter	φ/8192, φ <sub>w</sub> /32			

# Table 9.1Timer Functions



# 9.2 Timer A

The timer A is an 8-bit timer with interval timing and realtime clock time-base functions. The clock time-base function is available when a 32.768kHz crystal oscillator is connected. Figure 9.1 shows a block diagram of the timer A.

#### 9.2.1 Features

- The timer A can be used as an interval timer or a clock time base.
- An interrupt is requested when the counter overflows.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 5.4, Module Standby Function.)


#### **Interval Timer**

Choice of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128, φ/32, and φ8)

#### **Clock Time Base**

• Choice of four overflow periods (1 s, 0.5 s, 0.25 s, and 31.25 ms) when timer A is used as a clock time base (using a 32.768 kHz crystal oscillator).







#### 9.2.2 Register Descriptions

The timer A has the following registers.

- Timer mode register A (TMA)
- Timer counter A (TCA)

**Timer Mode Register A (TMA):** TMA selects the operating mode, the divided clock output, and the input clock.

Bit	Bit Name	Initial Value	R/W	Description
7	_	_	W	Reserved
6	_	—	W	The write value should always be 0.
5	—	—	W	
4	_	1		Reserved
				This bit is always read as 1.



<b>D</b> ''		Initial	<b>D</b> 444	
Bit	Bit Name	Value	R/W	Description
3	TMA3	0	R/W	Internal Clock Select 3
				Selects the operating mode of the timer A.
				0: Functions as an interval timer to count the outputs of prescaler S.
				1: Functions as a clock-time base to count the outputs of prescaler W.
2	TMA2	0	R/W	Internal Clock Select 2 to 0
1	TMA1	0	R/W	Select the clock input to TCA when TMA3 = 0.
0	TMA0	0	R/W	000: <sub>0</sub> /8192
				001: <sub>0</sub> /4096
				010:
				011: φ/512
				100: <sub>0</sub> /256
				101:
				110:
				111: <del>0</del> /8
				These bits select the overflow period when TMA3 = 1 (when a 32.768 kHz crystal oscillator is used as $\phi$ w).
				000: 1 s
				001: 0.5 s
				010: 0.25 s
				011: 0.03125 s
				1XX: Both PSW and TCA are reset

Legend X: Don't care.

**Timer Counter A (TCA):** TCA is an 8-bit readable up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in TMA. TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in the interrupt request register 1 (IRR1) is set to 1. TCA is cleared by setting bits TMA3 and TMA2 in TMA to B'11. TCA is initialized to H'00.

RENESAS

#### 9.2.3 Operation

**Interval Timer Operation:** When bit TMA3 in TMA is cleared to 0, the timer A functions as an 8-bit interval timer.

Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting of the timer A resume immediately as an interval timer. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt Flag Register 1 (IRR1). If IENTA = 1 in the interrupt enable register 1 (IENR1), a CPU interrupt is requested. At overflow, TCA returns to H'00 and starts counting up again. In this mode the timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses.

**Clock Time Base Operation:** When bit TMA3 in TMA is set to 1, the timer A functions as a clock-timer base by counting clock signals output by prescaler W. When a clock signal is input after the TCA counter value has become H'FF, the timer A overflows and IRRTA in IRR1 is set to 1. At that time, an interrupt request is generated to the CPU if IENTA in the interrupt enable register 1 (IENR1) is 1. The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available. In clock time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and prescaler W to H'00.

### 9.2.4 Timer A Operating States

Table 9.2 summarizes the timer A operating states.

#### Table 9.2 Timer A Operating States

Opera	ting Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
TCA	Interval	Reset	Functions	Functions	Halted	Halted	Halted	Halted	Halted
	Clock time base	Reset	Functions*	Functions*	Functions	Functions	Functions	Halted	Halted
TMA		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: \* When the clock time base function is selected as the internal clock of TCA in active mode or sleep mode, the internal clock is not synchronous with the system clock, so it is synchronized by a synchronizing circuit. This may result in a maximum error of  $1/\phi$  (s) in the count cycle.



### 9.3 Timer F

The timer F has a 16-bit timer having an output compare function. The timer F also provides for counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Thus, it can be applied to various systems. The timer F can also be used as two independent 8-bit timers (timer FH and timer FL). Figure 9.2 shows a block diagram of the timer F.

#### 9.3.1 Features


- Choice of four internal clock sources ( $\phi/32$ ,  $\phi/16$ ,  $\phi/4$ , and  $\phi_w/4$ )
- Toggle output function

Toggle output is performed to the TMOFH pin (TMOFL pin) using a single compare match signal.

The initial value of toggle output can be set.

- Counter resetting by a compare match signal
- Two interrupt sources: One compare match, one overflow
- Choice of 16-bit or 8-bit mode by settings of bits CKSH2 to CKSH0 in TCRF
- Can operate in watch mode, subactive mode, and subsleep mode When  $\phi_w/4$  is selected as an internal clock, the timer F can operate in watch mode, subactive mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 5.4, Module Standby Function.)







#### 9.3.2 Input/Output Pins

Table 9.3 shows the pin configuration of the timer F.

#### Table 9.3Pin Configuration

Name	Abbreviatio	n I/O	Function
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

Rev. 3.00, 06/03, page 192 of 408



#### 9.3.3 Register Descriptions

The timer F has the following registers.

- Timer counters FH and FL (TCFH,TCFL)
- Output compare registers FH and FL (OCRFH, OCRFL)
- Timer control register F (TCRF)
- Timer control status register F (TCSRF)

**Timer Counters FH and FL (TCFH, TCFL):** TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.3.4, CPU Interface. TCFH and TCFL are initialized to H'00 upon reset.

• 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU.

• 8-bit mode (TCFL/TCFH)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CCLRL) in TCSRF.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSRF. If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, and if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.

**Output Compare Registers FH and FL (OCRFH, OCRFL):** OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

## Renesas

OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.3.4, CPU Interface. OCRFH and OCRFL are initialized to H'FF upon reset.

• 16-bit mode (OCRF)

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin by means of compare matches, and the output level can be set (high or low) by means of TOLH in TCRF.

• 8-bit mode (OCRFH/OCRFL)

When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set (high or low) by means of TOLH (TOLL) in TCRF.

**Timer Control Register F (TCRF):** TCRF switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources, and sets the output level of the TMOFH and TMOFL pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TOLH	0	W	Toggle Output Level H
				Sets the TMOFH pin output level.
				0: Low level
				1: High level
6	CKSH2	0	W	Clock Select H
5	CKSH1	0	W	Select the clock input to TCFH from among four internal
4	CKSH0	0	W	clock sources or TCFL overflow.
				000: 16-bit mode, counting on TCFL overflow signal
				001: 16-bit mode, counting on TCFL overflow signal
				010: 16-bit mode, counting on TCFL overflow signal
				011: Using prohibited
				100: Internal clock: counting on $\phi/32$
				101: Internal clock: counting on \u00f6/16
				110: Internal clock: counting on $\phi/4$
_				111: Internal clock: counting on $\varphi_w\!/4$

# Renesas

Bit	Bit Name	Initial Value	R/W	Description
3	TOLL	0	W	Toggle Output Level L
				Sets the TMOFL pin output level.
				0: Low level
				1: High level
2	CKSL2	0	W	Clock Select L
1	CKSL1	0	W	Select the clock input to TCFL from among four internal
0	CKSL0	0	W	clock sources or external event input.
				000: Non-operational
				001: Using prohibited
				010: Using prohibited
				011: Using prohibited
				100: Internal clock: counting on $\phi/32$
				101: Internal clock: counting on $\phi/16$
				110: Internal clock: counting on $\phi/4$
				111: Internal clock: counting on $\varphi_w/4$

**Timer Control Status Register F (TCSRF):** TCSRF performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	OVFH	0	R/W*	Timer Overflow Flag H
,	OVIII	0	10,00	[Setting condition]
				When TCFH overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVFH = 1
6	CMFH	0	R/W*	Compare Match Flag H
				This is a status flag indicating that TCFH has matched OCRFH.
				[Setting condition]
				When the TCFH value matches the OCRFH value
				[Clearing condition]
				When this bit is written to 0 after reading $CMFH = 1$



Bit	Bit Name	Initial Value	R/W	Description
5	OVIEH	0	R/W	Timer Overflow Interrupt Enable H
				Selects enabling or disabling of interrupt generation when TCFH overflows.
				0: TCFH overflow interrupt request is disabled
				1: TCFH overflow interrupt request is enabled
4	CCLRH	0	R/W	Counter Clear H
				In 16-bit mode, this bit selects whether TCF is cleared when TCF and OCRF match. In 8-bit mode, this bit selects whether TCFH is cleared when TCFH and OCRFH match.
				In 16-bit mode:
				0: TCF clearing by compare match is disabled
				1: TCF clearing by compare match is enabled
				In 8-bit mode:
				0: TCFH clearing by compare match is disabled
				1: TCFH clearing by compare match is enabled
3	OVFL	0	R/W*	Timer Overflow Flag L
				This is a status flag indicating that TCFL has overflowed.
				[Setting condition]
				When TCFL overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVFL = 1
2	CMFL	0	R/W*	Compare Match Flag L
				This is a status flag indicating that TCFL has matched OCRFL.
				[Setting condition]
				When the TCFL value matches the OCRFL value
				[Clearing condition]
				When this bit is written to 0 after reading $CMFL = 1$



		Initial		
Bit	Bit Name	Value	R/W	Description
1	OVIEL	0	R/W	Timer Overflow Interrupt Enable L
				Selects enabling or disabling of interrupt generation when TCFL overflows.
				0: TCFL overflow interrupt request is disabled
				1: TCFL overflow interrupt request is enabled
0	CCLRL	0	R/W	Counter Clear L
				Selects whether TCFL is cleared when TCFL and OCRFL match.
				0: TCFL clearing by compare match is disabled
				1: TCFL clearing by compare match is enabled
Notes	* Only 0 of		on to aloc	ar the flee

Note: \* Only 0 can be written to clear the flag.

#### 9.3.4 CPU Interface

TCF and OCRF are 16-bit readable/writable registers, but the CPU is connected to the on-chip peripheral modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses an 8-bit temporary register (TEMP).

In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 bits at a time (using two consecutive byte-size MOV instructions), and the upper byte must be accessed before the lower byte. Data will not be transferred correctly if only the upper byte or only the lower byte is accessed.

In 8-bit mode, there are no restrictions on the order of access.

**Write Access:** Write access to the upper byte results in transfer of the upper-byte write data to TEMP. Next, write access to the lower byte results in transfer of the data in TEMP to the upper register byte, and direct transfer of the lower-byte write data to the lower register byte.

RENESAS

Figure 9.3 shows an example in which H'AA55 is written to TCF.

Rev. 3.00, 06/03, page 197 of 408




Figure 9.3 Write Access to TCF (CPU  $\rightarrow$  TCF)

**Read Access:** In access to TCF, when the upper byte is read the upper-byte data is transferred directly to the CPU and the lower-byte data is transferred to TEMP. Next, when the lower byte is read, the lower-byte data in TEMP is transferred to the CPU.

In access to OCRF, when the upper byte is read the upper-byte data is transferred directly to the CPU. When the lower byte is read, the lower-byte data is transferred directly to the CPU.

Figure 9.4 shows an example in which TCF is read when it contains H'AAFF.






Figure 9.4 Read Access to TCF (TCF  $\rightarrow$  CPU)

### 9.3.5 Operation

The timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in the output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. The timer F can also function as two independent 8-bit timers.

**Timer F Operation:** The timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below.

• Operation in 16-bit timer mode

When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates as a 16-bit timer.

Following a reset, timer counter F (TCF) is initialized to H'0000, output compare register F (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status register F (TCSRF) to H'00.

Rev. 3.00, 06/03, page 199 of 408



The timer F operating clock can be selected from three internal clocks output by prescaler S by means of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, TCF is cleared. TMOFH pin output can also be set by TOLH in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

• Operation in 8-bit timer mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set by TOLH/TOLL in TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. If OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.

**TCF Increment Timing:** TCF is incremented by clock input (internal clock input). Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of four internal clock sources ( $\phi/32$ ,  $\phi/16$ ,  $\phi/4$ , or  $\phi_w/4$ ) created by dividing the system clock ( $\phi$  or  $\phi_w$ ).

**TMOFH/TMOFL Output Timing:** In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match.

Figure 9.5 shows the output timing.






Figure 9.5 TMOFH/TMOFL Output Timing

TCF Clear Timing: TCF can be cleared by a compare match with OCRF.

**Timer Overflow Flag (OVF) Set Timing:** OVF is set to 1 when TCF overflows from H'FFFF to H'0000.

**Compare Match Flag Set Timing:** The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock.



#### 9.3.6 Timer F Operating States

The timer F operating states are shown in table 9.4.

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
TCF	Reset	Functions*	Functions*	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted	Halted
OCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
TCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
TCSRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

#### Table 9.4 Timer F Operating States

Note: \* When  $\phi_w/4$  is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of  $1/\phi$  (s). When the counter is operated in subactive mode, watch mode, or subsleep mode,  $\phi_w/4$  must be selected as the internal clock. The counter will not operate if any other internal clock is selected.

#### 9.3.7 Usage Notes

The following types of contention and operation can occur when the timer F is used.

**16-Bit Timer Mode:** In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

Rev. 3.00, 06/03, page 202 of 408

# RENESAS

#### 8-Bit Timer Mode:

#### • TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output.

• TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

Clear Timer FH, Timer FL Interrupt Request Flags (IRRTFH, IRRTFL), Timer Overflow Flags H, L (OVFH, OVFL), and Compare Match Flags H, L (CMFH, CMFL): When  $\phi_w/4$  is selected as the internal clock, "Interrupt source generation signal" will be operated with  $\phi_w$  and the signal will be outputted with  $\phi_w$  width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of  $\phi_w$  signals. Those signals are outputted with 2 cycles width of  $\phi_w$  (figure 9.6)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt source generation signal", same interrupt request flag is set. (1 in figure 9.6) And, the timer overflow flag and compare match flag cannot be cleared during the term of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (2 in figure 9.6) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRF) after the time that calculated with below (1) formula.



Rev. 3.00, 06/03, page 203 of 408

For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used)

In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear.

The term of validity of "Interrupt source generation signal"

= 1 cycle of  $\phi_w$  + waiting time for completion of executing instruction + interrupt time synchronized with  $\phi$ =  $1/\phi_w$  + ST ×  $(1/\phi)$  +  $(2/\phi)$  (second).....(1)

ST: Executing number of execution states

Method 1 is recommended to operate for time efficiency.

Method 1

- 1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0).
- 2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRTFL) after more than that calculated with (1) formula.
- 3. After reading the timer control status register F (TCSRF), clear the timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).
- 4. Enable interrupts (set IENFH, IENFL to 1).

Method 2

- 1. Set interrupt handling routine time to more than time that calculated with (1) formula.
- 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling routine.
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.






Figure 9.6 Clear Interrupt Request Flag when Interrupt Source Generation Signal is Valid

**Timer Counter (TCF) Read/Write:** When  $\phi_w/4$  is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And when reading TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of ±1.

When reading or writing TCF in active (high-speed, medium-speed) mode is needed, please select the internal clock except for  $\phi_w/4$  before read/write is performed.

In subactive mode, even if  $\varphi_w$  /4 is selected as the internal clock, TCF can be read from or written to normally.



## 9.4 Asynchronous Event Counter (AEC)

The asynchronous event counter is incremented by external event clock or internal clock input. Figure 9.7 shows a block diagram of the asynchronous event counter.

#### 9.4.1 Features

• Can count asynchronous events

Can count external events input asynchronously without regard to the operation of system clocks  $\varphi$  and  $\varphi_{_{SUB}}$ 

- Can be used as two-channel independent 8-bit event counter or single-channel independent 16bit event counter.
- Event/clock input is enabled only when IRQAEC is high or event counter PWM output (IECPWM) is high.
- Both edge sensing can be used for IRQAEC or event counter PWM output (IECPWM) interrupts. When the asynchronous counter is not used, they can be used as independent interrupts.
- When an event counter PWM is used, event clock input enabling/disabling can be controlled automatically in a fixed cycle.
- External event input or a prescaler output clock can be selected by software for the ECH and ECL clock sources.  $\phi/2$ ,  $\phi/4$ , or  $\phi/8$  can be selected as the prescaler output clock.
- Both edge counting is possible for AEVL and AEVH.
- Counter resetting and halting of the count-up function can be controlled by software
- Automatic interrupt generation on detection of an event counter overflow
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 5.4, Module Standby Function.)






Figure 9.7 Block Diagram of Asynchronous Event Counter

## RENESAS

#### 9.4.2 Input/Output Pins

Table 9.5 shows the pin configuration of the asynchronous event counter.

#### Table 9.5Pin Configuration

Name	Abbreviation	I/O	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to event counter H
Asynchronous event input L	AEVL	Input	Event input pin for input to event counter L
Event input enable interrupt input	IRQAEC	Input	Input pin for interrupt enabling event input

#### 9.4.3 Register Descriptions

The asynchronous event counter has the following registers.

- Event counter PWM compare register H (ECPWCRH)
- Event counter PWM compare register L (ECPWCRL)
- Event counter PWM data register H (ECPWDRH)
- Event counter PWM data register L (ECPWDRL)
- Input pin edge select register (AEGSR)
- Event counter control register (ECCR)
- Event counter control/status register (ECCSR)
- Event counter H (ECH)
- Event counter L (ECL)



Event Counter PWM Compare Register H (ECPWCRH): ECPWCRH sets the one conversion

period of the event counter PWM waveform.

Bit	Bit Name	Initial Value	R/W	Description
7	ECPWCRH7	1	R/W	One conversion period of event counter PWM
6	ECPWCRH6	1	R/W	waveform
5	ECPWCRH5	1	R/W	_
4	ECPWCRH4	1	R/W	—
3	ECPWCRH3	1	R/W	—
2	ECPWCRH2	1	R/W	—
1	ECPWCRH1	1	R/W	—
0	ECPWCRH0	1	R/W	

Note: When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore ECPWCRH should not be modified.

When changing the conversion period, the event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRH.

**Event Counter PWM Compare Register L (ECPWCRL):** ECPWCRL sets the one conversion period of the event counter PWM waveform.

Bit	Bit Name	Initial Value	R/W	Description
BR	Bit Name	Faide	1011	Beschption
7	ECPWCRL7	1	R/W	One conversion period of event counter PWM
6	ECPWCRL6	1	R/W waveform	waveform
5	ECPWCRL5	1	R/W	_
4	ECPWCRL4	1	R/W	_
3	ECPWCRL3	1	R/W	_
2	ECPWCRL2	1	R/W	_
1	ECPWCRL1	1	R/W	_
0	ECPWCRL0	1	R/W	_

Note: When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore ECPWCRL should not be modified.

When changing the conversion period, the event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWCRL.

RENESAS

**Event Counter PWM Data Register H (ECPWDRH):** ECPWDRH controls data of the event counter PWM waveform generator.

Bit	Bit Name	Initial Value	R/W	Description
7	ECPWDRH7	0	W	Data control of event counter PWM waveform
6	ECPWDRH6	0	W	generator
5	ECPWDRH5	0	W	_
4	ECPWDRH4	0	W	_
3	ECPWDRH3	0	W	_
2	ECPWDRH2	0	W	_
1	ECPWDRH1	0	W	_
0	ECPWDRH0	0	W	_

Note: When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore ECPWDRH should not be modified.

When changing the data, the event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWDRH.

**Event Counter PWM Data Register L (ECPWDRL):** ECPWDRL controls data of the event counter PWM waveform generator.

Bit	Bit Name	Initial Value	R/W	Description
7	ECPWDRL7	0	W	Data control of event counter PWM waveform
6	ECPWDRL6	0	W	generator
5	ECPWDRL5	0	W	—
4	ECPWDRL4	0	W	—
3	ECPWDRL3	0	W	—
2	ECPWDRL2	0	W	—
1	ECPWDRL1	0	W	—
0	ECPWDRL0	0	W	_

Note: When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore ECPWDRL should not be modified.

When changing the data, the event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying ECPWDRL.

Renesas

Initial Bit Bit Name Value R/W Description 7 AHEGS1 0 R/W AEC Edge Select H 6 AHEGS0 R/W Select rising, falling, or both edge sensing for the AEVH 0 pin. 00: Falling edge on AEVH pin is sensed 01: Rising edge on AEVH pin is sensed 10: Both edges on AEVH pin are sensed 11: Setting prohibited 5 ALEGS1 0 R/W AEC Edge Select L 4 ALEGS0 0 R/W Select rising, falling, or both edge sensing for the AEVL pin. 00: Falling edge on AEVL pin is sensed 01: Rising edge on AEVL pin is sensed 10: Both edges on AEVL pin are sensed 11: Setting prohibited 3 AIEGS1 R/W IRQAEC Edge Select 0 2 AIEGS0 0 R/W Select rising, falling, or both edge sensing for the IRQAEC pin. 00: Falling edge on IRQAEC pin is sensed 01: Rising edge on IRQAEC pin is sensed 10: Both edges on IRQAEC pin are sensed 11: Setting prohibited 1 ECPWME 0 R/W Event Counter PWM Enable Controls operation of event counter PWM and selection of IRQAEC. 0: AEC PWM halted, IRQAEC selected 1: AEC PWM enabled, IRQAEC not selected 0 0 R/W Reserved This bit can be read from or written to. However, this bit should not be set to 1.

**Input Pin Edge Select Register (AEGSR):** AEGSR selects rising, falling, or both edge sensing for the AEVH, AEVL, and IRQAEC pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	ACKH1	0	R/W	AEC Clock Select H
6	ACKH0	0	R/W	Select the clock used by ECH.
				00: AEVH pin input
				01: ф/2
				10: ф/4
				11: ф/8
5	ACKL1	0	R/W	AEC Clock Select L
4	ACKL0	0	R/W	Select the clock used by ECL.
				00: AEVL pin input
				01: φ/2
				10:
				11:
3	PWCK2	0	R/W	Event Counter PWM Clock Select
2	PWCK1	0	R/W	Select the event counter PWM clock.
1	PWCK0	0	R/W	000: φ/2
				001: φ/4
				010: φ/8
				011: φ/16
				1X0: φ/32
				1X1
0		0	R/W	Reserved
				This bit can be read from or written to. However, this bit should not be set to 1.

RENESAS

**Event Counter Control Register (ECCR):** ECCR controls the counter input clock and IRQAEC/IECPWM.

Legend X: Don't care.

**Event Counter Control/Status Register (ECCSR):** ECCSR controls counter overflow detection, counter clear resetting, and the count-up function.

Bit	Bit Name	Initial Value	R/W	Description
7	OVH	0	R/W*	Counter Overflow H
				This is a status flag indicating that ECH has overflowed.
				[Setting condition]
				When ECH overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVH = 1
6	OVL	0	R/W*	Counter Overflow L
				This is a status flag indicating that ECL has overflowed.
				[Setting condition]
				When ECL overflows from H'FF to H'00 while CH2 is set to 1
				[Clearing condition]
				When this bit is written to 0 after reading OVL = 1
5	_	0	R/W	Reserved
				This bit can be read from or written to. However, the initial value should not be changed.
4	CH2	0	R/W	Channel Select
				Selects how ECH and ECL event counters are used
				0: ECH and ECL are used together as a single-channel 16-bit event counter
				1: ECH and ECL are used as two-channel 8-bit event counter
3	CUEH	0	R/W	Count-Up Enable H
				Enables event clock input to ECH.
				<ol> <li>ECH event clock input is disabled (ECH value is retained)</li> </ol>
				1: ECH event clock input is enabled
2	CUEL	0	R/W	Count-Up Enable L
				Enables event clock input to ECL.
				<ol> <li>ECL event clock input is disabled (ECL value is retained)</li> </ol>
				1: ECL event clock input is enabled



		Initial		
Bit	Bit Name	Value	R/W	Description
1	CRCH	0	R/W	Counter Reset Control H
				Controls resetting of ECH.
				0: ECH is reset
				1: ECH reset is cleared and count-up function is enabled
0	CRCL	0	R/W	Counter Reset Control L
				Controls resetting of ECL.
				0: ECL is reset
				1: ECL reset is cleared and count-up function is enabled
Mada	* 0		and a slar	

Note: \* Only 0 can be written to clear the flag.

**Event Counter H** (**ECH**): ECH is an 8-bit read-only up-counter that operates as an independent 8-bit event counter. ECH also operates as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECL.

Bit	Bit Name	Initial Value	R/W	Description
7	ECH7	0	R	Either the external asynchronous event AEVH pin, $\phi/2$ ,
6	ECH6	0	R	$^{-}$ $\phi/4$ , or $\phi/8$ , or the overflow signal from lower 8-bit counter - ECL can be selected as the input clock source. ECH can
5	ECH5	0	R	be cleared to H'00 by software.
4	ECH4	0	R	-
3	ECH3	0	R	-
2	ECH2	0	R	_
1	ECH1	0	R	-
0	ECH0	0	R	-



**Event Counter L (ECL):** ECL is an 8-bit read-only up-counter that operates as an independent 8bit event counter. ECL also operates as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECH.

Bit	Bit Name	Initial Value	R/W	Description
7	ECL7	0	R	Either the external asynchronous event AEVL pin, $\phi/2$ ,
6	ECL6	0	R	$^{-}$ $\phi/4$ , or $\phi/8$ can be selected as the input clock source. ECL _ can be cleared to H'00 by software.
5	ECL5	0	R	
4	ECL4	0	R	_
3	ECL3	0	R	_
2	ECL2	0	R	_
1	ECL1	0	R	_
0	ECL0	0	R	_

#### 9.4.4 Operation

**16-Bit Counter Operation:** When bit CH2 is cleared to 0 in ECCSR, ECH and ECL operate as a 16-bit event counter.

Any of four input clock sources— $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ , or AEVL pin input—can be selected by means of bits ACKL1 and ACKL0 in ECCR.

When AEVL pin input is selected, input sensing is selected with bits ALEGS1 and ALEGS0.

The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.8 shows an example of the software processing when ECH and ECL are used as a 16-bit event counter.






Figure 9.8 Example of Software Processing when Using ECH and ECL as 16-Bit Event Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset, and as ACKL1 and ACKL0 are cleared to B'00, the operating clock is asynchronous event input from the AEVL pin (using falling edge sensing).

When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and ECL count values each return to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

**8-Bit Counter Operation:** When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters.

 $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ , or AEVH pin input can be selected as the input clock source for ECH by means of bits ACKH1 and ACKH0 in ECCR, and  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ , or AEVL pin input can be selected as the input clock source for ECL by means of bits ACKL1 and ACKL0 in ECCR.

Input sensing is selected with bits AHEGS1 and AHEGS0 when AEVH pin input is selected, and with bits ALEGS1 and ALEGS0 when AEVL pin input is selected.

The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.9 shows an example of the software processing when ECH and ECL are used as 8-bit event counters.

Rev. 3.00, 06/03, page 216 of 408






Figure 9.9 Example of Software Processing when Using ECH and ECL as 8-Bit Event Counters

ECH and ECL can be used as 8-bit event counters by carrying out the software processing shown in the example in figure 9.9. When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When an overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

**IRQAEC Operation:** When ECPWME in AEGSR is 0, the ECH and ECL input clocks are enabled only when IRQAEC is high. When IRQAEC is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled from outside by controlling IRQAEC. In this case, ECH and ECL cannot be controlled individually.

IRQAEC can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IRQAEC interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge sensing can be selected for the IRQAEC input pin with bits AIAGS1 and AIAGS0 in AEGSR.

**Event Counter PWM Operation:** When ECPWME in AEGSR is 1, the ECH and ECL input clocks are enabled only when event counter PWM output (IECPWM) is high. When IECPWM is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and



Rev. 3.00, 06/03, page 217 of 408


ECL count operations can therefore be controlled cyclically from outside by controlling event counter PWM. In this case, ECH and ECL cannot be controlled individually.

IECPWM can also operate as an interrupt source. In this case the vector number is 6 and the vector addresses are H'000C and H'000D.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IECPWM interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge detection can be selected for IECPWM interrupt sensing with bits AIAGS1 and AIAGS0 in AEGSR.

Figure 9.10 and table 9.6 show examples of event counter PWM operation.



#### Figure 9.10 Event Counter Operation Waveform

Note: Ndr and Ncm above must be set so that Ndr < Ncm. If the settings do not satisfy this condition, do not set ECPWME to 1 in AEGSR.

#### Table 9.6 Examples of Event Counter PWM Operation

Conditions: fosc = 4 MHz,  $f\phi$  = 2 MHz, high-speed active mode, ECPWCR value (Ncm) = H'7A11, ECPWDR value (Ndr) = H'16E3

Clock Source Selection	Clock Source Cycle (T)*	ECPWMCR Value (Ncm)	ECPWMDR Value (Ndr)	toff = T × (Ndr + 1)	tcm = T × (Ncm + 1)	ton = tcm – toff
ф/ <b>2</b>	1 µs	H'7A11	H'16E3	5.86 ms	31.25 ms	25.39 ms
ф/4	2 µs	D'31249	D'5859	11.72 ms	62.5 ms	50.78 ms
ф/8	4 µs	_		23.44 ms	125.0 ms	101.56 ms
ф/16	8 µs	-		46.88 ms	250.0 ms	203.12 ms
ф/32	16 µs	-		93.76 ms	500.0 ms	406.24 ms
φ/64	32 µs	_		187.52 ms	1000.0 ms	812.48 ms

Note: \* toff minimum width

# Renesas

**Clock Input Enable/Disable Function Operation:** The clock input to the event counter can be controlled by the IRQAEC pin when ECPWME in AEGSR is 0, and by the event counter PWM output, IECPWM when ECPWME in AEGSR is 1. As this function forcibly terminates the clock input by each signal, a maximum error of one count will occur depending on the IRQAEC or IECPWM timing.

Figure 9.11 shows an example of the operation of this function.




Figure 9.11 Example of Clock Control Operation



#### 9.4.5 Operating States of Asynchronous Event Counter

The operating states of the asynchronous event counter are shown in table 9.7.

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
AEGSR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECCR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECCSR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECH	Reset	Functions	Functions	Functions*1*2	Functions*2	Functions*2	Functions*1*2	Halted
ECL	Reset	Functions	Functions	Functions*1*2	Functions*2	Functions*2	Functions*1*2	Halted
IEQAEC	Reset	Functions	Functions	Retained*3	Functions	Functions	Retained*3	Retained*4
Event counter PWM	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

### Table 9.7 Operating States of Asynchronous Event Counter

Notes: 1. When an asynchronous external event is input, the counter increments but the counter overflow H/L flags are not affected.

- 2. Functions when asynchronous external events are selected; halted and retained otherwise.
- 3. Clock control by IRQAEC operates, but interrupts do not.
- 4. As the clock is stopped in module standby mode, IRQAEC has no effect.

#### 9.4.6 Usage Notes

- 1. When reading the values in ECH and ECL, first clear bits CUEH and CUEL to 0 in ECCSR in 8-bit mode and clear bit CUEL to 0 in 16-bit mode to prevent asynchronous event input to the counter. The correct value will not be returned if the event counter increments while being read.
- 2. Use a clock with a frequency of up to 16 MHz<sup>\*1</sup> for input to the AEVH and AEVL pins, and ensure that the high and low widths of the clock are at least 30 ns<sup>\*2</sup>. The duty cycle is immaterial.

Rev. 3.00, 06/03, page 220 of 408



Mode		Input to AEVH/AEVL Pin
Active (high-speed), sleep (high-speed)		16 MHz* <sup>1</sup>
Active (medium-speed), sleep (medium-speed)	(¢/16)	2 · f <sub>osc</sub>
	(¢/32)	f <sub>osc</sub>
	(\$/64)	1/2 · f <sub>osc</sub>
$f_{osc} = 1 \text{ MHz to 4 MHz}$	(¢/128)	$1/4 \cdot f_{osc}$
Watch, subactive, subsleep, standby	(\$w/2)	1000 kHz
	(\$w/4)	500 kHz
$\phi_w$ = 32.768 kHz or 38.4 kHz	(¢ <sub>w</sub> /8)	250 kHz

Notes: 1. Up to 10 MHz in the H8/38004 Group.

2. At least 50 ns in the H8/38004 Group.

- 3. When AEC uses with 16-bit mode, set CUEH in ECCSR to 1 first, set CRCH in ECCSR to 1 second, or set both CUEH and CRCH to 1 at same time before clock input. While AEC is operating on 16-bit mode, do not change CUEH. Otherwise, ECH will be miscounted up.
- 4. When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore ECPWCRH, ECPWCRL, ECPWDRH, and ECPWDRL should not be modified. When changing the data, the event counter PWM must be halted by clearing ECPWME to 0 in AEGSR before modifying these registers.
- 5. The event counter PWM data register and event counter PWM compare register must be set so that event counter PWM data register < event counter PWM compare register. If the settings do not satisfy this condition, do not set ECPWME to 1 in AEGSR.
- 6. As synchronization is established internally when an IRQAEC interrupt is generated, a maximum error of 1 tcyc will occur between clock halting and interrupt acceptance.

Maximum Clock Frequency

### 9.5 Watchdog Timer

The watchdog timer is an 8-bit timer that can generate an internal reset signal for this LSI if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow.

The block diagram of the watchdog timer is shown in figure 9.12.

#### 9.5.1 Features

- Selectable from two counter input clocks. Two clock sources (φ/8192 or φ<sub>w</sub>/32) can be selected as the timer-counter clock.
- Reset signal generated on counter overflow An overflow period of 1 to 256 times the selected clock can be set.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 5.4, Module Standby Function.)




Figure 9.12 Block Diagram of Watchdog Timer

#### 9.5.2 Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register W (TCSRW)
- Timer counter W (TCW)

**Timer Control/Status Register W (TCSRW):** TCSRW performs the TCSRW and TCW write control. TCSRW also controls the watchdog timer operation and indicates the operating state. TCSRW must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

Rev. 3.00, 06/03, page 222 of 408



Bit	Bit Name	Initial Value	R/W	Description
7	B6WI	1	R	Bit 6 Write Inhibit
				The TCWE bit can be written only when the write value of the B6WI bit is 0.
				This bit is always read as 1.
6	TCWE	0	R/(W)*	Timer Counter W Write Enable
				TCW can be written when the TCWE bit is set to 1.
				When writing data to this bit, the value for bit 7 must be 0.
5	B4WI	1	R	Bit 4 Write Inhibit
				The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1.
4	TCSRWE	0	R/(W)*	Timer Control/Status Register W Write Enable
				The WDON and WRST bits can be written when the TCSRWE bit is set to 1.
				When writing data to this bit, the value for bit 5 must be 0.
3	B2WI	1	R	Bit 2 Write Inhibit
				This bit can be written to the WDON bit only when the write value of the B2WI bit is 0.
				This bit is always read as 1.
2	WDON	0	R/(W)*	Watchdog Timer On
				TCW starts counting up when WDON is set to 1 and halts when WDON is cleared to 0.
				[Setting condition]
				When 1 is written to the WDON bit while writing 0 to the B2WI bit when the TCSRWE bit=1
				[Clearing condition]
				Reset by RES pin
				<ul> <li>When 0 is written to the WDON bit while writing 0 to the B2WI when the TCSRWE bit=1</li> </ul>
1	B0WI	1	R	Bit 0 Write Inhibit
				This bit can be written to the WRST bit only when the write value of the B0WI bit is 0. This bit is always read as 1.

Bit	Bit Name	Initial Value	R/W	Description
0	WRST	0	R/(W)*	Watchdog Timer Reset
				[Setting condition]
				When TCW overflows and an internal reset signal is generated
				[Clearing condition]
				Reset by RES pin
				<ul> <li>When 0 is written to the WRST bit while writing 0 to the B0WI bit when the TCSRWE bit = 1</li> </ul>

Note: \* These bits can be written only when the writing conditions are satisfied.

**Timer Counter W (TCW):** TCW is an 8-bit readable/writable up-counter. When TCW overflows from H'FF to H'00, the internal reset signal is generated and the WRST bit in TCSRW is set to 1. TCW is initialized to H'00.

#### 9.5.3 Operation

The watchdog timer is provided with an 8-bit counter. The input clock is selected by the WDCKS bit in the port mode register 2 (PMR2)\*:  $\phi/8192$  is selected when the WDCKS bit is cleared to 0, and  $\phi w/32$  when set to 1. If 1 is written to WDON while writing 0 to B2WI when the TCSRWE bit in TCSRW is set to 1, TCW begins counting up. (To operate the watchdog timer, two write accesses to TCSRW are required.) When a clock pulse is input after the TCW count value has reached H'FF, the watchdog timer overflows and an internal reset signal is generated. The internal reset signal is output for a period of 512  $\phi_{osc}$  clock cycles. TCW is a writable counter, and when a value is set in TCW, the count-up starts from that value. An overflow period in the range of 1 to 256 input clock cycles can therefore be set, according to the TCW set value.

Note: \* For details, refer to section 8.1.5, Port Mode Register 2 (PMR2).



Figure 9.13 shows an example of watchdog timer operation.




Figure 9.13 Example of Watchdog Timer Operation

#### 9.5.4 Operating States of Watchdog Timer


Table 9.8 summarizes the operating states of the watchdog timer.

#### Table 9.8 Operating States of Watchdog Timer

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
TCW	Reset	Functions	Functions	Halted	Functions/ Halted*	Halted	Halted	Halted
TCSRW	Reset	Functions	Functions	Retained	Functions/ Halted*	Retained	Retained	Retained

RENESAS

Note: \* Functions when  $\phi_w/32$  is selected as the input clock.



Rev. 3.00, 06/03, page 226 of 408



# Section 10 Serial Communication Interface 3 (SCI3)

Serial Communication Interface 3 (SCI3) can handle both asynchronous and clocked synchronous serial communication. In the asynchronous method, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

Figure 10.1 shows a block diagram of the SCI3.

### 10.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.

Asynchronous mode

- Data length: 7, 8, or 5 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD32 pin level directly in the case of a framing error

RENESAS

Clocked synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors detected




Figure 10.1 Block Diagram of SCI3



# **10.2 Input/Output Pins**

Table 10.1 shows the SCI3 pin configuration.

#### Table 10.1Pin Configuration

Pin Name	Abbreviation	I/O	Function
SCI3 clock	SCK32	I/O	SCI3 clock input/output
SCI3 receive data input	RXD32	Input	SCI3 receive data input
SCI3 transmit data output	TXD32	Output	SCI3 transmit data output

# **10.3 Register Descriptions**

The SCI3 has the following registers.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)
- Serial port control register (SPCR)

### 10.3.1 Receive Shift Register (RSR)

RSR is a shift register that is used to receive serial data input from the RXD32 pin and convert it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

### 10.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores received data. When the SCI3 has received one byte of serial data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00 at a reset and in standby, watch, or module standby mode.



#### 10.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD32 pin. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if the TDRE bit in SSR is set to 1). TSR cannot be directly accessed by the CPU.

#### 10.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The doublebuffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF at a reset and in standby, watch, or module standby mode.

#### 10.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI3's serial transfer format and select the on-chip baud rate generator clock source. SMR is initialized to H'00 at a reset and in standby, watch, or module standby mode.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	COM	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 or 5 bits as the data length.
				1: Selects 7 or 5 bits as the data length.
				When 7-bit data is selected, the MSB (bit 7) in TDR is not transmitted. To select 5 bits as the data length, set 1 to both the PE and MP bits. The three most significant bits (bits 7, 6, and 5) in TDR are not transmitted. In clocked synchronous mode, the data length is fixed to 8 bits regardless of the CHR bit setting.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. In clocked synchronous mode, parity bit addition and checking is not performed regardless of the PE bit setting.

# Renesas

Bit	Bit Name	Initial Value	R/W	Description
				·
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
				When even parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an even number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an even number.
				When odd parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an odd number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an odd number.
				If parity bit addition and checking is disabled in clocked synchronous mode and asynchronous mode, the PM bit setting is invalid.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
2	MP	0	R/W	Multiprocessor Mode
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid. In clocked synchronous mode, this bit should be cleared to 0.
-				



Bit	Bit Name	Initial Value	R/W	Description
			-	·
1	CKS1	0	R/W	Clock Select 0 and 1
0	CKS0	0	R/W	These bits select the clock source for the on-chip baud rate generator.
				00: φ clock (n = 0)
				01: $\phi w/2$ or $\phi w$ clock (n = 1)
				10:
				11: φ/64 clock (n = 3)
				When the setting value is 01 in active mode and sleep mode, $\phi$ w/2 clock is set. In subactive mode and subsleep mode, $\phi$ w clock is set. The SCI3 is enabled only when $\phi$ w /2 is selected for the CPU operating clock.
				For the relationship between the bit rate register setting and the baud rate, see section 10.3.8, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see section 10.3.8, Bit Rate Register (BRR)).

### 10.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests, and is also used to select the transfer clock source. SCR3 is initialized to H'00 at a reset and in standby, watch, or module standby mode. For details on interrupt requests, refer to section 10.7, Interrupts.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, the TXI interrupt request is enabled. TXI can be released by clearing the TDRE bit or TIE bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled. RXI and ERI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, or by clearing bit RIE to 0.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled. When this bit is 0, the TDRE bit in SSR is fixed at 1. When transmit data is written to TDR while this bit is 1, bit TDRE in SSR is cleared to 0 and serial data transmission is started. Be sure to carry out SMR settings, and setting of bit SPC32 in SPCR, to decide the transmission format before setting bit TE to 1.

Rev. 3.00, 06/03, page 232 of 408

### RENESAS

Bit	Bit Name	Initial Value	R/W	Description
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled. In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode. Be sure to carry out the SMR settings to decide the reception format before setting bit RE to 1.
				Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is cleared to 0, and retain their previous state.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to section 10.6, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, the TEI interrupt request is enabled. TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in SSR, or by clearing bit TEIE to 0.
1	CKE1	0	R/W	Clock Enable 0 and 1
0	CKE0	0	R/W	Selects the clock source.
				Asynchronous mode:
				00: Internal baud rate generator
				01: Internal baud rate generator Outputs a clock of the same frequency as the bit rate from the SCK32 pin.
				<ol> <li>External clock Inputs a clock with a frequency 16 times the bit rate from the SCK32 pin.</li> </ol>
				11:Reserved
				Clocked synchronous mode:
				00: Internal clock (SCK32 pin functions as clock output)
				01:Reserved
				10: External clock (SCK32 pin functions as clock input)
				11:Reserved



#### 10.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI3 and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, OER, PER, and FER; they can only be cleared. SSR is initialized to H'84 at a reset and in standby, watch, or module standby mode.

Bit	Bit Name	Initial Value	R/W	Description
			-	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Indicates that transmit data is stored in TDR.
				[Setting conditions]
				When the TE bit in SCR3 is 0
				<ul> <li>When data is transferred from TDR to TSR</li> </ul>
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				When the transmit data is written to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				• When serial reception ends normally and receive data
				is transferred from RSR to RDR
				[Clearing conditions]
				• When 0 is written to RDRF after reading RDRF = 1
				When data is read from RDR
				If an error is detected in reception, or if the RE bit in SCR3 has been cleared to 0, RDR and bit RDRF are not affected and retain their previous state.
				Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will occur and the receive data will be lost.



Bit	Bit Name	Initial Value	R/W	Description
5	OER	0	R/(W)*	Overrun Error
				[Setting condition]
				When an overrun error occurs in reception
				[Clearing condition]
				• When 0 is written to OER after reading OER = 1
				When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its previous state.
				When an overrun error occurs, RDR retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with bit OER set to 1, and in clocked synchronous mode, transmission cannot be continued either.
4	FER	0	R/(W)*	Framing Error
				[Setting condition]
				When a framing error occurs in reception
				[Clearing condition]
				<ul> <li>When 0 is written to FER after reading FER = 1</li> </ul>
				When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its previous state.
				Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1, and the second stop bit is not checked. When a framing error occurs, the receive data is transferred to RDR but bit RDRF is not set. Reception cannot be continued with bit FER set to 1. In clocked synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.
3	PER	0	R/(W)*	Parity Error
				[Setting condition]
				When a parity error is generated during reception
				[Clearing condition]
				• When 0 is written to PER after reading PER = 1
				When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains its previous state.
				Receive data in which a parity error has occurred is still transferred to RDR, but bit RDRF is not set. Reception cannot be continued with bit PER set to 1. In clocked synchronous mode, neither transmission nor reception is possible when bit PER is set to 1.



Bit	Bit Name	Initial Value	R/W	Description
2	TEND	1	R	Transmit End
				[Setting conditions]
				• When the TE bit in SCR3 is 0
				• When TDRE = 1 at transmission of the last bit of a 1- byte serial transmit character
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				When the transmit data is written to TDR
1	MPBR	0	R	Multiprocessor Bit Receive
				MPBR stores the multiprocessor bit in the receive character data. When the RE bit in SCR3 is cleared to 0, its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT stores the multiprocessor bit to be added to the transmit character data.

Note: \* Only 0 can be written for clearing a flag.

#### 10.3.8 Bit Rate Register (BRR)

BRR is an 8-bit readable/writable register that adjusts the bit rate. BRR is initialized to H'FF at a reset and in standby, watch, or module standby mode. Table 10.2 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of SMR in asynchronous mode. Table 10.4 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 10.2 and 10.4 are values in active (high-speed) mode. Table 10.5 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 in SMR in clocked synchronous mode. The values shown in table 10.5 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

#### [Asynchronous Mode]

$$N = \frac{OSC}{64 \times 2^{2n} \times B} - 1$$

 $Error (\%) = \frac{B \text{ (bit rate obtained from n, N, OSC)} - R \text{ (bit rate in left-hand column in table 10.2)}}{R \text{ (bit rate in left-hand column in table 10.2)}} \times 100$ 

The setting should be made so that the error is not more than 1%.

Rev. 3.00, 06/03, page 236 of 408

# RENESAS

Legend: B: Bit rate (bit/s)

- N: BRR setting for baud rate generator ( $0 \le N \le 255$ )
- OSC: Value of  $\phi_{osc}$  (Hz)
- n: Baud rate generator input clock number (n = 0, 2, or 3)(The relation between n and the clock is shown in table 10.3.)

#### Table 10.2 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

						C	SC						
	32.8 kHz				38.4 kHz			2 MHz			2.4576 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110			e used,	_	_	_	_	_	_	2	21	-0.83	
150	_as ∈ _3%	error e	xceeds	0	3	0	2	12	0.16	3	3	0	
200	_0%			0	2	0	0	155	0.16	3	2	0	
250	_					_	0	124	0	0	153	-0.26	
300	_			0	1	0	0	103	0.16	3	1	0	
600	_			0	0	0	0	51	0.16	3	0	0	
1200	_				—	_	0	25	0.16	2	1	0	
2400	_					_	0	12	0.16	2	0	0	
4800	_			_	—	_	_		—	0	7	0	
9600	_					_			_	0	3	0	
19200	_			_	_	_	_	_	_	0	1	0	
31250				—	—	_	0	0	0	—	—	_	
38400	_			—	_	_	—	—	—	0	0	0	



					OSC				
		4 MH	z		10 MH	lz	16 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	_	_	_	2	88	-0.25	2	141	-0.02
150	2	25	0.16	2	64	0.16	2	103	0.16
200	_	_	_	2	48	-0.35	2	77	0.16
250	0	249	0	2	38	0.16	2	62	-0.79
300	2	12	0.16	_	_	_	2	51	0.16
600	0	103	0.16	_	_	_	2	25	0.16
1200	0	51	0.16	0	129	0.16	0	207	0.16
2400	0	25	0.16	0	64	0.16	0	103	0.16
4800	0	12	0.16	_	_	_	0	51	0.16
9600	—	_	_		_	_	0	25	0.16
19200	—		—			—	0	12	0.16
31250	0	1	0	0	4	0	0	7	0
38400	—		—			—	—	—	

 Table 10.2
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

000

Legend

- : A setting is available but error occurs

#### Table 10.3 Relation between n and Clock

		SMR Setting				
n	Clock	CKS1	CKS0			
0	φ	0	0			
0	$\phi_w/2^{*1}/\phi_w^{*2}$	0	1			
2	φ/16	1	0			
3	φ/64	1	1			

Notes: 1.  $\phi_{\!_W}\!/\!2$  clock in active (medium-speed/high-speed) mode and sleep (medium-speed/high-speed) mode

2.  $\phi_w$  clock in subactive mode and subsleep mode In subactive or subsleep mode, the SCI3 can be operated when CPU clock is  $\phi_w/2$  only.

# Renesas

		Setting				
OSC (MHz)	Maximum Bit Rate (bit/s)	n	Ν			
0.0384*	600	0	0			
2	31250	0	0			
2.4576	38400	0	0			
4	62500	0	0			
10	156250	0	0			
16	250000	0	0			

#### Table 10.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

Note: \* When CKS1 = 0 and CKS0 = 1 in SMR

#### Table 10.5 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)

					OSC				
		38.4 k	κHz		2 MH	z		4 MH	z
Bit Rate (bit/s)	n	Ν	Error (%)	n	N	Error (%)	n	N	Error (%)
200	0	23	0	_		_	_		_
250	_	_	_	—		_	2	124	0
300	2	0	0	—		—	—		
500				_	_	_	—		_
1k				0	249	0		_	_
2.5k				0	99	0	0	199	0
5k				0	49	0	0	99	0
10k				0	24	0	0	49	0
25k				0	9	0	0	19	0
50k				0	4	0	0	9	0
100k				—		—	0	4	0
250k				0	0	0	0	1	0
500k							0	0	0
1M									

# Renesas

		USC									
Bit Rate		10 MH	Iz		16 MF	lz					
(bit/s)	n	Ν	Error (%)	n	Ν	Error (%)					
200	_	_			_						
250	_	_	_	3	124	0					
300	_	_			_						
500	_	_		2	249	0					
1k	_	_	—	2	124	0					
2.5k	_	_	_	2	49	0					
5k	0	249	0	2	24	0					
10k	0	124	0	0	199	0					
25k	0	49	0	0	79	0					
50k	0	24	0	0	39	0					
100k	_	_	—	0	19	0					
250k	0	4	0	0	7	0					
500k	_	_		0	3	0					
1M	_	_	_	0	1	0					

#### Table 10.5 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)

OSC

Legend

Blank : No setting is available.

- : A setting is available but error occurs.

\* : Continuous transfer is not possible.

Note: The value set in BRR is given by the following formula:

$$N = \frac{OSC}{8 \times 2^{2n} \times B} - 1$$

RENESAS

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ( $0 \le N \le 255$ )

OSC: Value of  $\phi_{osc}$  (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)(The relation between n and the clock is shown in table 10.6.)

Rev. 3.00, 06/03, page 240 of 408

		SMR Setting					
n	Clock	CKS1	CKS0				
0	φ	0	0				
0	$\phi_w/2^{*1}/\phi_w^{*2}$	0	1				
2	φ/16	1	0				
3	φ/64	1	1				

#### Table 10.6 Relation between n and Clock

Notes: 1.  $\phi_w/2$  clock in active (medium-speed/high-speed) mode and sleep (medium-speed/high-speed) mode

2.  $\phi_w$  clock in subactive mode and subsleep mode In subactive or subsleep mode, the SCI3 can be operated when CPU clock is  $\phi_w/2$  only.

#### 10.3.9 Serial Port Control Register (SPCR)

SPCR selects whether input/output data of the RXD32 and TXD32 pins is inverted or not.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	1	—	Reserved
6	—	1		These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P42/TXD32 Pin Function Switch
				Selects whether pin P42/TXD32 is used as P42 or as TXD32.
				0: P42 I/O pin
				1: TXD32 output pin
4		1	_	Reserved
				This bit is always read as 1 and cannot be modified.
3	SCINV3	0	R/W	TXD32 Pin Output Data Inversion Switch
				Selects whether output data of the TXD32 pin is inverted or not.
				0: Output data of TXD32 pin is not inverted.
				1: Output data of TXD32 pin is inverted.
2	SCINV2	0	R/W	RXD32 Pin Input Data Inversion Switch
				Selects whether input data of the RXD32 pin is inverted or not.
				0: Input data of RXD32 pin is not inverted.
				1: Input data of RXD32 pin is inverted.



Bit	Bit Name	Initial Value	R/W	Description
1		1		Reserved
0		1		These bits are always read as 1 and cannot be modified.

### 10.4 Operation in Asynchronous Mode

Figure 10.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). In asynchronous mode, synchronization is performed at the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit. Inside the SCI3, the transmitter and receiver are independent units, enabling full duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer. Table 10.7 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in SMR as shown in table 10.8.




Figure 10.2 Data Format in Asynchronous Communication



#### 10.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK32 pin can be selected as the SCI3's serial clock source, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR3. For details on selection of the clock source, see table 10.9. When an external clock is input at the SCK32 pin, the clock frequency should be 16 times the bit rate used. When the SCI3 is operated on an internal clock, the clock can be output from the SCK32 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 10.3.




Figure 10.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)



	SM	/IR				Ser	ial Dat	a Trans	sfer Fo	rmat a	nd Frai	me Ler	igth		
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	START					data		I	1	STOP		
0	0	0	1	START		1	1	8-bit		1	I	1	STOP	STOP	
										1			•		
0	0	1	0	START		1	1	8-bit	data	1	1	1	MPB	STOP	
0	0	1	1	START					data				MPB	STOP	STOP
0	1	0	0	START		ł	ł		l data	ł		ł	Р	STOP	 
										1		1			
0	1	0	1	START				8-bit	data		1	1	Р	STOP	STOP
0	1	1	0	START		   4	 5-bit da	lta	 	STOP		   	   	   	
0	1	1	1	START		5	j-bit da	!		STOP	STOP	1	   	   	
1	0	0	0	START				7-bit	data			STOP	1	   	
1	0	0	1	START				7-bit	data	I	I	STOP	STOP		
						1			1	1					
1	0	1	0	START				7-bit	data			MPB	STOP		
1	0	1	1	START		1	1	7-bit		1		МРВ	STOP	STOP	
1	1	0	0	START		I	I	7-bit	I	I	1	Р	STOP		
1	1	0	1	START				7-bit	l data			P	STOP	STOP	
1	1	1	0	START		     <sup>!</sup>	l i j-bit da	ta	 	P	STOP	1	   	   	
1	1	1	1	START			l - p-bit da	ta		Р	STOP	STOP			

RENESAS

### Table 10.7 Data Transfer Formats (Asynchronous Mode)

Legend

START : Start bit

STOP : Stop bit

P : Parity bit

MPB : Multiprocessor bit

\* : Don't care

		SMR				Data Transfer Format				
Bit 7 COM	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Multiprocessor Bit	Parity Bit	Stop Bit Length	
0	0	0	0	0	Asynchronous	8-bit data	No	No	1 bit	
				1	mode				2 bits	
			1	0	_			Yes	1 bit	
				1	_				2 bits	
	1	_	0	0	_	7-bit data	-	No	1 bit	
				1	_				2 bits	
			1	0	_			Yes	1 bit	
				1	_				2 bits	
	0	1	0	0	_	8-bit data	Yes	No	1 bit	
				1	_				2 bits	
			1	0	_	5-bit data	No	_	1 bit	
				1	_				2 bits	
	1	_	0	0	_	7-bit data	Yes	-	1 bit	
				1	_				2 bits	
			1	0	_	5-bit data	No	Yes	1 bit	
				1	_				2 bits	
1	*	0	*	*	Clocked synchronous mode	8-bit data	No	No	No	

### Table 10.8 SMR Settings and Corresponding Data Transfer Formats

\*: Don't care



SMR	S	CR3						
Bit 7	Bit 1 Bit 0		-	Transmit/Receive Clock				
COM	CKE1	CKE0	Mode	Clock Source	SCK32 Pin Function			
0	0	0	Asynchronous	Internal	I/O port (SCK32 pin not used)			
		1	<sup>–</sup> mode		Outputs clock with same frequency as bit rate			
	1	0	_	External	Inputs clock with frequency 16 times bit rate			
1	0	0	Clocked	Internal	Outputs serial clock			
	1	0	synchronous mode	External	Inputs serial clock			
0	1	1	Reserved (Do not s	pecify these com	binations)			
1	0	1	_					
1	1	1	_					

### Table 10.9 SMR and SCR3 Settings and Clock Source Selection



#### 10.4.2 SCI3 Initialization

Follow the flowchart as shown in figure 10.4 to initialize the SCI3. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and OER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization. When the external clock is used in clock is used in clock synchronous mode, the clock must not be supplied during initialization.




Figure 10.4 Sample SCI3 Initialization Flowchart



#### 10.4.3 Data Transmission

Figure 10.5 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is possible because the TXI interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
- 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
- 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
- 6. Figure 10.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 10.5 Example SCI3 Operation in Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)






Figure 10.6 Sample Serial Transmission Flowchart (Asynchronous Mode)

### Renesas

#### 10.4.4 Serial Data Reception

Figure 10.7 shows an example of operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs internal synchronization, receives data in RSR, and checks the parity bit and stop bit.
- Parity check

The SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR).


- Stop bit check The SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.
- Status check

The SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

- 2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.

Rev. 3.00, 06/03, page 250 of 408





#### Figure 10.7 Example SCI3 Operation in Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)


Table 10.10 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 10.8 shows a sample flowchart for serial data reception.

SSR Status Flag					
RDRF*	OER	FER	PER	Receive Data	Receive Error Type
1	1	0	0	Lost	Overrun error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

#### Table 10.10 SSR Status Flags and Receive Data Handling

Note: \* The RDRF flag retains the state it had before data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, the RDRF flag will be cleared to 0.

RENESAS



- Read the OER, PER, and FER flags in SSR to identify the error. If a receive error occurs, performs the appropriate error processing.
- [2] Read SSR and check that RDRF = 1, then read the receive data in RDR. The RDRF flag is cleared automatically.
- [3] To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag and read RDR.

The RDRF flag is cleared automatically.

[4] If a receive error occurs, read the OER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RXD32 pin.

Figure 10.8 Sample Serial Data Reception Flowchart (Asynchronous Mode) (1)






Figure 10.8 Sample Serial Data Reception Flowchart (Asynchronous Mode) (2)

## RENESAS

# 10.5 Operation in Clocked Synchronous Mode

Figure 10.9 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received synchronous with clock pulses. A single character in the transmit data consists of the 8-bit data starting from the LSB. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI3 receives data in synchronous with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 10.9 Data Format in Clocked Synchronous Communication

### 10.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK32 pin can be selected, according to the setting of the COM bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal clock, the serial clock is output from the SCK32 pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

### 10.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a sample flowchart in figure 10.4.

Rev. 3.00, 06/03, page 254 of 408



#### 10.5.3 Serial Data Transmission

Figure 10.10 shows an example of SCI3 operation for transmission in clocked synchronous mode. In serial transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.
- 3. 8-bit data is sent from the TXD32 pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD32 pin.
- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
- 7. The SCK32 pin is fixed high.

Figure 10.11 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.




Figure 10.10 Example of SCI3 Operation in Transmission in Clocked Synchronous Mode

Renesas

#### Rev. 3.00, 06/03, page 255 of 408





Figure 10.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)



#### 10.5.4 Serial Data Reception (Clocked Synchronous Mode)

Figure 10.12 shows an example of SCI3 operation for reception in clocked synchronous mode. In serial reception, the SCI3 operates as described below.


- 1. The SCI3 performs internal initialization synchronous with a synchronous clock input or output, starts receiving data.
- 2. The SCI3 stores the received data in RSR.
- 3. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
- 4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated.



#### Figure 10.12 Example of SCI3 Reception Operation in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 10.13 shows a sample flowchart for serial data reception.

RENESAS






Figure 10.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)

RENESAS

#### 10.5.5 Simultaneous Serial Data Transmission and Reception

Figure 10.14 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished receive mode, after checking that the SCI3 has finished receive mode, after checking that the SCI3 has finished receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (OER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.




Figure 10.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations (Clocked Synchronous Mode)

# Renesas

# 10.6 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer between a number of processors sharing communication lines by asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is performed, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 10.15 shows an example of inter-processor communication with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER to 1, are inhibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.






Figure 10.15 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)



### 10.6.1 Multiprocessor Serial Data Transmission

Figure 10.16 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.




Figure 10.16 Sample Multiprocessor Serial Transmission Flowchart



### 10.6.2 Multiprocessor Serial Data Reception

Figure 10.17 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR3 is set to 1, data is skipped until data with a 1 multiprocessor bit is received. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI3 operations are the same as in asynchronous mode. Figure 10.18 shows an example of SCI3 operation for multiprocessor format reception.




Figure 10.17 Sample Multiprocessor Serial Reception Flowchart (1)

RENESAS

#### Rev. 3.00, 06/03, page 263 of 408




Figure 10.17 Sample Multiprocessor Serial Reception Flowchart (2)







Figure 10.18 Example of SCI3 Operation in Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)



# 10.7 Interrupts

The SCI3 creates the following six interrupt requests: transmission end, transmit data empty, receive data full, and receive errors (overrun error, framing error, and parity error). Table 10.11 shows the interrupt sources.

Interrupt Requests	Abbreviation	Interrupt Sources
Receive Data Full	RXI	Setting RDRF in SSR
Transmit Data Empty	TXI	Setting TDRE in SSR
Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

#### Table 10.11 SCI3 Interrupt Requests

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR3.

When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set to 1 in SSR, a TEI interrupt is requested. These two interrupts are generated during transmission.

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generated during reception.

For further details, see section 3, Exception Handling.

The SCI3 can carry out continuous reception using RXI and continuous transmission using TXI. These interrupts are shown in table 10.12.

Rev. 3.00, 06/03, page 266 of 408



Interrupt	Flags	Interrupt Request Conditions	Notes
RXI	RDRF RIE	When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10.19 (a).)	The RXI interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed.
ТХІ	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10.19 (b).)	The TXI interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted.
TEI	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.19 (c).)	TEI indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is transmitted.

### Table 10.12 Transmit/Receive Interrupts




Figure 10.19 (a) RDRF Setting and RXI Interrupt






Figure 10.19 (b) TDRE Setting and TXI Interrupt




Figure 10.19 (c) TEND Setting and TEI Interrupt

# 10.8 Usage Notes

## 10.8.1 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RXD32 pin value directly. In a break, the input from the RXD32 pin becomes all 0, setting the FER flag, and possibly the PER flag. Note that as the SCI3 continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

# 10.8.2 Mark State and Break Sending

When TE is 0, the TXD32 pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD32 pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the TXD32 pin becomes an I/O port, and 1 is output from the TXD32 pin. To send a break during serial transmission, first set PCR to 1 and PDR to 0, and then clear TE to 0. When TE is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TXD32 pin becomes an I/O port, and 0 is output from the TXD32 pin.

Rev. 3.00, 06/03, page 268 of 408



#### 10.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

#### 10.8.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 10.20.

Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100(\%)$$

... Formula (1)

Where N : Ratio of bit rate to clock (N = 16)

D : Clock duty (D = 0.5 to 1.0)

L : Frame length (L = 9 to 12)

F : Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$ 

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.






Figure 10.20 Receive Data Sampling Timing in Asynchronous Mode

### 10.8.5 Note on Switching SCK32 Function

If pin SCK32 is used as a clock output pin by the SCI3 in clocked synchronous mode and is then switched to a general input/output pin (a pin with a different function), the pin outputs a low level signal for half a system clock ( $\phi$ ) cycle immediately after it is switched.

This can be prevented by either of the following methods according to the situation.

a. When an SCK32 function is switched from clock output to non clock-output

When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively.

In this case, bit COM in SMR should be left 1. The above prevents SCK32 from being used as a general input/output pin. To avoid an intermediate level of voltage from being applied to SCK32, the line connected to SCK32 should be pulled up to the  $V_{cc}$  level via a resistor, or supplied with output from an external device.

- b. When an SCK32 function is switched from clock output to general input/output When stopping data transfer,
  - (i) Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively.
  - (ii) Clear bit COM in SMR to 0
  - (iii) Clear bits CKE1 and CKE0 in SCR3 to 0

Note that special care is also needed here to avoid an intermediate level of voltage from being applied to SCK32.



### 10.8.6 Relation between Writing to TDR and Bit TDRE

Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When the SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost if it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR only once (not two or more times).

### 10.8.7 Relation between RDR Reading and bit RDRF

In a receive operation, the SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred.

When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is shown in figure 10.21.




Figure 10.21 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be



precise in terms of timing, the RDR read should be completed before bit 7 is transferred in clocked synchronous mode, or before the STOP bit is transferred in asynchronous mode.

### 10.8.8 Transmit and Receive Operations when Making State Transition

Make sure that transmit and receive operations have completely finished before carrying out state transition processing.

#### 10.8.9 Setting in Subactive or Subsleep Mode

In subactive or subsleep mode, the SCI3 can operate only when the CPU clock is  $\phi_w/2$ . The SA1 bit in SYSCR2 should be set to 1.



# Section 11 10-Bit PWM

This LSI has a two-channel 10-bit PWM. The PWM with a low-path filter connected can be used as a D/A converter. Figure 11.1 shows a block diagram of the 10-bit PWM.

# 11.1 Features

• Choice of four conversion periods

A conversion period of 4096/ $\phi$  with a minimum modulation width of 4/ $\phi$ , a conversion period of 2048/ $\phi$  with a minimum modulation width of 2/ $\phi$ , a conversion period of 1024/ $\phi$  with a minimum modulation width of 1/ $\phi$ , or a conversion period of 512/ $\phi$  with a minimum modulation width of 1/ $\phi$ , can be selected.

- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 5.4, Module Standby Function.)




Figure 11.1 Block Diagram of 10-Bit PWM

# 11.2 Input/Output Pins

Table 11.1 shows the 10-bit PWM pin configuration.

### Table 11.1Pin Configuration

Name	Abbreviation	I/O	Function
10-bit PWM square-wave output 1	PWM1	Output	Channel 1: 10-bit PWM square- wave output pin
10-bit PWM square-wave output 2	PWM2	Output	Channel 2: 10-bit PWM square- wave output pin

# **11.3** Register Descriptions

The 10-bit PWM has the following registers.

- PWM control register (PWCR)
- PWM data register U (PWDRU)
- PWM data register L (PWDRL)

### 11.3.1 PWM Control Register (PWCR)

PWCR selects the conversion period.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	_	Reserved
6	—	1		These bits are always read as 1, and cannot be
5	—	1		modified.
4	—	1		
3	—	1	_	
2	_	1	_	

Bit	Bit Name	Initial Value	R/W	Description
1	PWCR1	0	W	Clock Select 1, 0
0	PWCR0	0	W	00: The input clock is $\phi$ (t $\phi$ = 1/ $\phi$ )
				<ul> <li>— The conversion period is 512/φ, with a minimum modulation width of 1/2φ</li> </ul>
				01: The input clock is $\phi/2$ (t $\phi = 2/\phi$ )
				<ul> <li>— The conversion period is 1024/φ, with a minimum modulation width of 1/φ</li> </ul>
				10: The input clock is $\phi/4$ (t $\phi = 4/\phi$ )
				<ul> <li>— The conversion period is 2048/φ, with a minimum modulation width of 2/φ</li> </ul>
				11: The input clock is $\phi/8$ (t $\phi = 8/\phi$ )
				<ul> <li>— The conversion period is 4096/φ, with a minimum modulation width of 4/φ</li> </ul>


Legend to: Period of PWM clock input

### 11.3.2 PWM Data Registers U and L (PWDRU, PWDRL)

PWDRU and PWDRL indicate high level width in one PWM waveform cycle. PWDRU and PWDRL are 10-bit write-only registers, with the upper 2 bits assigned to PWDRU and the lower 8 bits to PWDRL. When read, all bits are always read as 1.

Both PWDRU and PWDRL are accessible only in bytes. Note that the operation is not guaranteed if word access is performed. When 10-bit data is written in PWDRU and PWDRL, the contents are latched in the PWM waveform generator and the PWM waveform generation data is updated. When writing the 10-bit data, the order is as follows: PWDRL to PWDRU.

PWDRU and PWDRL are initialized to H'FC00.



# 11.4 Operation

#### 11.4.1 Operation


When using the 10-bit PWM, set the registers in this sequence:

- 1. Set the PWM2 and PWM1 bits in the port mode register 9 (PMR9) to set the P91/PWM2 pin and P90/PWM1 pin to function as a PWM output pin.
- 2. Set the PWCR0 and PWCR1 bits in PWCR to select a conversion period of either.
- 3. Set the output waveform data in PWDRU and PWDRL. Be sure to write byte data first to PWDRL and then to PWDRU. When the data is written in PWDRU, the contents of these registers are latched in the PWM waveform generator, and the PWM waveform generation data is updated in synchronization with internal signals.

One conversion period consists of four pulses, as shown in figure 11.2. The total high-level width during this period ( $T_{\rm H}$ ) corresponds to the data in PWDRU and PWDRL. This relation can be expressed as follows:

 $T_{\rm H}$  = (data value in PWDRU and PWDRL + 4) × t $\phi/2$ 

where t $\phi$  is the period of PWM clock input: 1/ $\phi$  (PWCR1 = 0, PWCR0 = 0), 2/ $\phi$  (PWCR1 = 0, PWCR0 = 1), 4/ $\phi$  (PWCR1 = 1, PWCR0 = 0), or 8/ $\phi$  (PWCR1 = 1, PWCR0 = 1). If the data value in PWDRU and PWDRL is from H'FFFC to H'FFFF, the PWM output stays high. When the data value is H'FC3C, T<sub>H</sub> is calculated as follows:



$$T_{\rm H} = 64 \times t\phi/2 = 32 \cdot t\phi$$

Figure 11.2 Waveform Output by 10-Bit PWM

# Renesas

### 11.4.2 PWM Operating States

Table 11.2 shows the PWM operating states.

### Table 11.2PWM Operating States

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
PWCR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
PWDRU	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
PWDRL	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained



Rev. 3.00, 06/03, page 278 of 408




# Section 12 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter that allows up to four analog input channels to be selected. The block diagram of the A/D converter is shown in figure 12.1.

# 12.1 Features

- 10-bit resolution
- Four input channels
- Conversion time: at least 12.4 µs per channel (at 5 MHz operation)
- Sample and hold function
- Conversion start method
  - Software
- Interrupt request
  - An A/D conversion end interrupt request (ADI) can be generated
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 5.4, Module Standby Function.)






Figure 12.1 Block Diagram of A/D Converter



# 12.2 Input/Output Pins

Table 12.1 shows the input pins used by the A/D converter.

#### Table 12.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AVcc	Input	Power supply and reference voltage of analog part
Analog ground pin	AVss	Input	Ground and reference voltage of analog part
Analog input pin 0	AN0	Input	Analog input pins
Analog input pin 1	AN1	Input	_
Analog input pin 2	AN2	Input	_
Analog input pin 3	AN3	Input	_

## **12.3** Register Descriptions

The A/D converter has the following registers.

- A/D result registers H and L (ADRRH and ADRRL)
- A/D mode register (AMR)
- A/D start register (ADSR)

### 12.3.1 A/D Result Registers H and L (ADRRH and ADRRL)

ADRRH and ADRRL are 16-bit read-only registers that store the results of A/D conversion.

The upper 8 bits of the data are stored in ADRRH, and the lower 2 bits in ADRRL.

ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRRL values during A/D conversion are undefined. After A/D conversion is completed, the conversion result is stored as 10-bit data, and this data is retained until the next conversion operation starts.

The initial values of ADRRH and ADRRL are undefined.



### 12.3.2 A/D Mode Register (AMR)

AMR sets the A/D conversion time and analog input pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CKS	0	R/W	Clock Select
				Sets the A/D conversion time.
				0: Conversion time = 62 states
				1: Conversion time = 31 states
6	_	0	R/W	Reserved
				Only 0 can be written to this bit.
5	_	1	_	Reserved
4	—	1	—	These bits are always read as 1 and cannot be modified.
3	CH3	0	R/W	Channel Select 3 to 0
2	CH2	0	R/W	Selects the analog input channel.
1	CH1	0	R/W	00XX: No channel selected
0	CH0	0	R/W	0100: AN0
				0101: AN1
				0110: AN2
				1XXX: Using prohibited
				The channel selection should be made while the ADSF bit is cleared to 0.

Legend X: Don't care.

# 12.3.3 A/D Start Register (ADSR)

ADSR starts and stops the A/D conversion.

Bit	Bit Name	Initial Value	R/W	Description
7	ADSF	0	R/W	When this bit is set to 1, A/D conversion is started. When conversion is completed, the converted data is set in ADRRH and ADRRL and at the same time this bit is cleared to 0. If this bit is written to 0, A/D conversion can be forcibly terminated.
6 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.

# 12.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. When changing the conversion time or analog input channel, in order to prevent incorrect operation, first clear the bit ADSF to 0 in ADSR.

#### 12.4.1 A/D Conversion

- 1. A/D conversion is started from the selected channel when the ADSF bit in ADSR is set to 1, according to software.
- 2. When A/D conversion is completed, the result is transferred to the A/D result register.
- 3. On completion of conversion, the IRRAD flag in IRR2 is set to 1. If the IENAD bit in IENR2 is set to 1 at this time, an A/D conversion end interrupt request is generated.
- 4. The ADSF bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADSF bit is automatically cleared to 0 and the A/D converter enters the wait state.

### 12.4.2 Operating States of A/D Converter

Table 12.2 shows the operating states of the A/D converter.

#### Table 12.2 Operating States of A/D Converter

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
AMR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADSR	Reset	Functions	Functions	Reset	Reset	Reset	Reset	Reset
ADRRH	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRRL	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained
Nata *	Indefined	in a nawar	on readt					

Note: \* Undefined in a power-on reset.



# 12.5 Example of Use

An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 12.2 shows the operation timing.

- 1. Bits CH3 to CH0 in the A/D mode register (AMR) are set to 0101, making pin AN1 the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1.
- 2. When A/D conversion is completed, bit IRRAD is set to 1, and the A/D conversion result is stored in ADRRH and ADRRL. At the same time bit ADSF is cleared to 0, and the A/D converter goes to the idle state.
- 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.
- 6. The A/D interrupt handling routine ends.

If bit ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place. Figures 12.3 and 12.4 show flowcharts of procedures for using the A/D converter.






Figure 12.2 Example of A/D Conversion Operation

Rev. 3.00, 06/03, page 285 of 408




Figure 12.3 Flowchart of Procedure for Using A/D Converter (Polling by Software)




Figure 12.4 Flowchart of Procedure for Using A/D Converter (Interrupts Used)

# 12.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 12.5).

• Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value 00000000000 to 0000000001 (see figure 12.6).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 1111111111 (see figure 12.6).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristics between zero voltage and full-scale voltage. Does not include offset error, full-scale error, or quantization error.

Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error.




Figure 12.5 A/D Conversion Accuracy Definitions (1)

Rev. 3.00, 06/03, page 287 of 408




Figure 12.6 A/D Conversion Accuracy Definitions (2)

# 12.7 Usage Notes

### 12.7.1 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 10 k $\Omega$  or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k $\Omega$ , charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k $\Omega$ , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 12.7). When converting a high-speed analog signal, a low-impedance buffer should be inserted.

### 12.7.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.

Rev. 3.00, 06/03, page 288 of 408






Figure 12.7 Example of Analog Input Circuit

### 12.7.3 Usage Notes

- 1. ADRRH and ADRRL should be read only when the ADSF bit in ADSR is cleared to 0.
- 2. Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy.
- 3. When A/D conversion is started after clearing module standby mode, wait for 10¢ clock cycles before starting A/D conversion.
- 4. In active mode and sleep mode, the analog power supply current flows in the ladder resistance even when the A/D converter is on standby. Therefore, if the A/D converter is not used, it is recommended that AVcc be connected to the system power supply and the ADCKSTP bit be cleared to 0 in CKSTPR1.



Rev. 3.00, 06/03, page 290 of 408



# Section 13 LCD Controller/Driver

This LSI has an on-chip segment-type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel.

### 13.1 Features

• Display capacity

Duty Cycle	Internal Driver	
Static	25 SEG	
1/2	25 SEG	
1/3	25 SEG	
1/4	25 SEG	

- LCD RAM capacity
   8 bits × 13 bytes (104 bits)
  - Word access to LCD RAM

The segment output pins can be used as ports.

SEG24 to SEG1 pins can be used as ports in groups of four.

• Common output pins not used because of the duty cycle can be used for common doublebuffering (parallel connection).

With 1/2 duty, parallel connection of COM1 to COM2, and of COM3 to COM4, can be used In static mode, parallel connection of COM1 to COM2, COM3, and COM4 can be used

- Choice of 11 frame frequencies
- A or B waveform selectable by software
- On-chip power supply split-resistance
- Display possible in operating modes other than standby mode
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 5.4, Module Standby Function.)

Figure 13.1 shows a block diagram of the LCD controller/driver.




Figure 13.1 Block Diagram of LCD Controller/Driver



# 13.2 Input/Output Pins

Table 13.1 shows the LCD controller/driver pin configuration.

# Table 13.1 Pin Configuration

Name	Abbreviation	I/O	Function
Segment output	SEG25 to SEG1	Output	LCD segment drive pins
pins			All pins are multiplexed as port pins (setting programmable)
Common output	COM4 to COM1	Output	LCD common drive pins
pins			Pins can be used in parallel with static or 1/2 duty
LCD power supply pins	V1, V2, V3	_	Used when a bypass capacitor is connected externally, and when an external power supply circuit is used



# **13.3** Register Descriptions

The LCD controller/driver has the following registers.

- LCD port control register (LPCR)
- LCD control register (LCR)
- LCD control register 2 (LCR2)
- LCDRAM

### 13.3.1 LCD Port Control Register (LPCR)

LPCR selects the duty cycle, LCD driver, and pin functions.

Bit	Bit Name	Initial Value	R/W	Description
7	DTS1	0	R/W	Duty Cycle Select 1 and 0
6	DTS0	0	R/W	Common Function Select
5	CMX	0	R/W	The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty.
				CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting.
				For details, see table 13.2.
4	_	_	W	Reserved
				Only 0 can be written to this bit.
3	SGS3	0	R/W	Segment Driver Select 3 to 0
2	SGS2	0	R/W	Select the segment drivers to be used.
1	SGS1	0	R/W	For details, see table 13.3.
0	SGS0	0	R/W	



Bit 7: DTS1	Bit 6: DTS0	Bit 5: CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM1	Do not use COM4, COM3, and COM2
		1	_	COM4 to COM1	COM4, COM3, and COM2 output the same waveform as COM1
	1	0	1/2 duty	COM2 to COM1	Do not use COM4 and COM3
		1	_	COM4 to COM1	COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1
1	0	0	1/3 duty	COM3 to COM1	Do not use COM4
		1	_	COM4 to COM1	Do not use COM4
	1	Х	1/4 duty	COM4 to COM1	_

# Table 13.2 Duty Cycle and Common Function Selection

Legend

X: Don't care

### Table 13.3 Segment Driver Selection

#### Function of Pins SEG25 to SEG1

Bit 3: SGS3	Bit 2: SGS2	Bit 1: SGS1	Bit 0: SGS0	SEG25	SEG24to SEG21	SEG20to SEG17	SEG16to SEG13	SEG12 to SEG9	SEG8to SEG5	SEG4to SEG1
0	0	0	0	Port	Port	Port	Port	Port	Port	Port
			1	Port	Port	Port	Port	Port	Port	SEG
		1	0	Port	Port	Port	Port	Port	SEG	SEG
			1	Port	Port	Port	Port	SEG	SEG	SEG
	1	0	0	Port	Port	Port	SEG	SEG	SEG	SEG
			1	Port	Port	SEG	SEG	SEG	SEG	SEG
		1	0	Port	SEG	SEG	SEG	SEG	SEG	SEG
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG
1	0	0	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG
			1	SEG	SEG	SEG	SEG	SEG	SEG	Port
		1	0	SEG	SEG	SEG	SEG	SEG	Port	Port
			1	SEG	SEG	SEG	SEG	Port	Port	Port
	1	0	0	SEG	SEG	SEG	Port	Port	Port	Port
			1	SEG	SEG	Port	Port	Port	Port	Port
		1	0	SEG	Port	Port	Port	Port	Port	Port
			1	Port	Port	Port	Port	Port	Port	Port



## 13.3.2 LCD Control Register (LCR)

LCR controls LCD drive power supply and display data, and selects the frame frequency.

Bit	Bit Name	Initial Value	D/M	Description
<u>Бі</u> 7	Dit Name	1	R/W	Description Reserved
/	—	I	_	
	<b>DO</b> 14		<b>D</b> 44/	This bit is always read as 1 and cannot be modified.
6	PSW	0	R/W	LCD Drive Power Supply Control Can be used to disconnect the LCD drive power supply from Vcc when LCD display is not required in power- down mode, or when an external power supply is used. When the ACT bit is cleared to 0, and also in standby mode, the LCD drive power supply is disconnected from Vcc regardless of the setting of this bit.
				0: LCD drive power supply is disconnected from Vcc
				1: LCD drive power supply is connected to Vcc
5	ACT	0	R/W	Display Function Activate
				Specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off, regardless of the setting of the PSW bit. However, register contents are retained.
				0: LCD controller/driver operation halted
				1: LCD controller/driver operation enabled
4	DISP	0	R/W	Display Data Control
				Specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents.
				0: Blank data is displayed
				1: LCD RAM data is displayed
3	CKS3	0	R/W	Frame Frequency Select 3 to 0
2	CKS2	0	R/W	Select the operating clock and the frame frequency. In
1	CKS1	0	R/W	subactive mode, watch mode, and subsleep mode, the
0	CKS0	0	R/W	system clock ( $\phi$ ) is halted, and therefore display operations are not performed if one of the clocks from $\phi/2$ to $\phi/256$ is selected. If LCD display is required in these modes, $\phi_w$ , $\phi_w/2$ , or $\phi_w/4$ must be selected as the operating clock.
				For details, see table 13.4.

Bit 3:	Bit 2:	Bit 1:	Bit 0:		Frame	Frequency*1
CKS3	CKS2	CKS1	CKS0	Operating Clock	φ = 2 MHz	φ = 250 kHz* <sup>3</sup>
0	Х	0	0	ф <sub>w</sub>	128 Hz* <sup>2</sup>	128 Hz* <sup>2</sup>
			1	φ <sub>w</sub> /2	64 Hz* <sup>2</sup>	64 Hz* <sup>2</sup>
		1	Х	φ <sub>w</sub> /4	32 Hz* <sup>2</sup>	32 Hz* <sup>2</sup>
1	0	0	0	ф/2	—	244 Hz
			1	φ/4	977 Hz	122 Hz
		1	0	φ/8	488 Hz	61 Hz
			1	ф/16	244 Hz	30.5 Hz
	1	0	0	ф/32	122 Hz	_
			1	ф/64	61 Hz	_
		1	0	ф/128	30.5 Hz	_
			1	ф/256		_

### Table 13.4 Frame Frequency Selection

#### Legend

X: Don't care

Notes: 1. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.

- 2. This is the frame frequency when  $\varphi_{w}$  = 32.768 kHz.
- 3. This is the frame frequency in active (medium-speed,  $\phi_{\text{osc}}/16)$  mode when  $\phi$  = 2 MHz.

### 13.3.3 LCD Control Register 2 (LCR2)

LCR2 controls switching between the A waveform and B waveform.

Bit	Bit Name	Initial Value	R/W	Description
7	LCDAB	0	R/W	A Waveform/B Waveform Switching Control
				Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive waveform.
				0: Drive using A waveform
				1: Drive using B waveform
6, 5	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
4 to 0	—		W	Reserved
				Only 0 can be written to these bits.


### 13.4 Operation

### 13.4.1 Settings up to LCD Display

To perform LCD display, the hardware and software related items described below must first be determined.

- 1. Hardware Settings
  - A. Using 1/2 duty

When 1/2 duty is used, interconnect pins V2 and V3 as shown in figure 13.2.



### Figure 13.2 Handling of LCD Drive Power Supply when Using 1/2 Duty

B. Large-panel display

As the impedance of the on-chip power supply split-resistance is large, it may not be suitable for driving a large panel. If the display lacks sharpness when using a large panel, refer to section 13.4.4, Boosting LCD Drive Power Supply. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM4 to COM1 output the same waveform, and with 1/2 duty the COM1 waveform is output from pins COM2 and COM1, and the COM2 waveform is output from pins COM4 and COM3.

C. LCD drive power supply setting

With this LSI, there are two ways of providing LCD power: by using the on-chip power supply circuit, or by using an external power supply circuit.

When an external power supply circuit is used for the LCD drive power supply, connect the external power supply to the V1 pin.

- 2. Software Settings
  - A. Duty selection

Any of four duty cycles—static, 1/2 duty, 1/3 duty, or 1/4 duty—can be selected with bits DTS1 and DTS0.

Rev. 3.00, 06/03, page 298 of 408



B. Segment selection

The segment drivers to be used can be selected with bits SGS3 to SGS0.

C. Frame frequency selection

The frame frequency can be selected by setting bits CKS3 to CKS0. The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 13.4.3, Operation in Power-Down Modes.

D. A or B waveform selection

Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB.


E. LCD drive power supply selection

When an external power supply circuit is used, turn the LCD drive power supply off with the PSW bit.

### 13.4.2 Relationship between LCD RAM and Display


The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 13.3 to 13.6.

After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.






### Renesas












Figure 13.6 LCD RAM Map (Static Mode)






Figure 13.7 Output Waveforms for Each Duty Cycle (A Waveform)




Figure 13.8 Output Waveforms for Each Duty Cycle (B Waveform)

Data		0	0	1	1	
М		0	1	0	1	
Static	Common output	V1	VSS	V1	VSS	
	Segment output	V1	VSS	VSS	V1	
1/2 duty	Common output	V2, V3	V2, V3	V1	VSS	
	Segment output	V1	VSS	VSS	V1	
1/3 duty	Common output	V3	V2	V1	VSS	
	Segment output	V2	V3	VSS	V1	
1/4 duty	Common output	V3	V2	V1	VSS	
	Segment output	V2	V3	VSS	V1	

### Table 13.5Output Levels

M: LCD alternation signal

### 13.4.3 Operation in Power-Down Modes

In this LSI, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 13.6.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless  $\phi_w$ ,  $\phi_w/2$ , or  $\phi_w/4$  has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that  $\phi_w$ ,  $\phi_w/2$ , or  $\phi_w/4$  is selected.

In active (medium-speed) mode, the system clock is switched, and therefore bits CKS3 to CKS0 must be modified to ensure that the frame frequency does not change.



Mode		Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
Clock	φ	Runs	Runs	Runs	Stops	Stops	Stops	Stops	Stops*4
	φ <sub>w</sub>	Runs	Runs	Runs	Runs	Runs	Runs	Stops*1	Stops* <sup>4</sup>
Display	ACT = 0	Stops	Stops	Stops	Stops	Stops	Stops	Stops*2	Stops
operation	ACT = 1	Stops	Functions	Functions	Functions*3	Functions*3	Functions*3	Stops*2	Stops

#### Table 13.6 Power-Down Modes and Display Operation

Notes: 1. The subclock oscillator does not stop, but clock supply is halted.

- 2. The LCD drive power supply is turned off regardless of the setting of the PSW bit.
- 3. Display operation is performed only if  $\varphi_w,\,\varphi_w\!/2,\,$  or  $\varphi_w\!/4$  is selected as the operating clock.
- 4. The clock supplied to the LCD stops.

### 13.4.4 Boosting LCD Drive Power Supply

When the on-chip power supply capacity is insufficient for the LCD panel drivability, the powersupply impedance must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.3  $\mu$ F to pins V1 to V3, as shown in figure 13.9, or by adding a split-resistor externally.





Figure 13.9 Connection of External Split-Resistance



Rev. 3.00, 06/03, page 306 of 408



# Section 14 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

- 1. Register addresses (address order)
- Registers are listed from the lower allocation addresses.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register addresses.
- Reserved bits are indicated by in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.



# 14.1 Register Addresses (Address Order)

The data bus width indicates the numbers of bits by which the register is accessed.

The number of access states indicates the number of states based on the specified reference clock.

Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	s Access State
Flash memory control register 1	FLMCR1	8	H'F020	ROM	8	2
Flash memory control register 2	FLMCR2	8	H'F021	ROM	8	2
Flash memory power control register	FLPWCR	8	H'F022	ROM	8	2
Erase block register	EBR	8	H'F023	ROM	8	2
Flash memory enable register	FENR	8	H'F02B	ROM	8	2
Event counter PWM compare register H	ECPWCRH	8	H'FF8C	AEC*1	8	2
Event counter PWM compare register L	ECPWCRL	8	H'FF8D	AEC*1	8	2
Event counter PWM data register H	ECPWDRH	8	H'FF8E	AEC*1	8	2
Event counter PWM data register L	ECPWDRL	8	H'FF8F	AEC*1	8	2
Wakeup edge select register	WEGR	8	H'FF90	Interrupts	8	2
Serial port control register	SPCR	8	H'FF91	SCI3	8	2
Input pin edge select register	AEGSR	8	H'FF92	AEC*1	8	2
Event counter control register	ECCR	8	H'FF94	AEC*1	8	2
Event counter control/status register	ECCSR	8	H'FF95	AEC*1	8	2
Event counter H	ECH	8	H'FF96	AEC*1	8	2
Event counter L	ECL	8	H'FF97	AEC*1	8	2
Serial mode register	SMR	8	H'FFA8	SCI3	8	3
Bit rate register	BRR	8	H'FFA9	SCI3	8	3
Serial control register 3	SCR3	8	H'FFAA	SCI3	8	3
Transmit data register	TDR	8	H'FFAB	SCI3	8	3
Serial status register	SSR	8	H'FFAC	SCI3	8	3
Receive data register	RDR	8	H'FFAD	SCI3	8	3
Timer mode register A	TMA	8	H'FFB0	Timer A	8	2
Timer counter A	TCA	8	H'FFB1	Timer A	8	2



Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	s Access State
Timer control/status register W	TCSRW	8	H'FFB2	WDT* <sup>2</sup>	8	2
Timer counter W	TCW	8	H'FFB3	WDT* <sup>2</sup>	8	2
Timer control register F	TCRF	8	H'FFB6	Timer F	8	2
Timer control status register F	TCSRF	8	H'FFB7	Timer F	8	2
8-bit timer counter FH	TCFH	8	H'FFB8	Timer F	8	2
8-bit timer counter FL	TCFL	8	H'FFB9	Timer F	8	2
Output compare register FH	OCRFH	8	H'FFBA	Timer F	8	2
Output compare register FL	OCRFL	8	H'FFBB	Timer F	8	2
LCD port control register	LPCR	8	H'FFC0	LCD* <sup>3</sup>	8	2
LCD control register	LCR	8	H'FFC1	LCD* <sup>3</sup>	8	2
LCD control register 2	LCR2	8	H'FFC2	LCD* <sup>3</sup>	8	2
A/D result register H	ADRRH	8	H'FFC4	A/D converter	8	2
A/D result register L	ADRRL	8	H'FFC5	A/D converter	8	2
A/D mode register	AMR	8	H'FFC6	A/D converter	8	2
A/D start register	ADSR	8	H'FFC7	A/D converter	8	2
Port mode register 2	PMR2	8	H'FFC9	I/O port	8	2
Port mode register 3	PMR3	8	H'FFCA	I/O port	8	2
Port mode register 5	PMR5	8	H'FFCC	I/O port	8	2
PWM2 control register	PWCR2	8	H'FFCD	10-bit PWM	8	2
PWM2 data register U	PWDRU2	8	H'FFCE	10-bit PWM	8	2
PWM2 data register L	PWDRL2	8	H'FFCF	10-bit PWM	8	2
PWM1 control register	PWCR1	8	H'FFD0	10-bit PWM	8	2
PWM1 data register U	PWDRU1	8	H'FFD1	10-bit PWM	8	2
PWM1 data register L	PWDRL1	8	H'FFD2	10-bit PWM	8	2
Port data register 3	PDR3	8	H'FFD6	I/O port	8	2
Port data register 4	PDR4	8	H'FFD7	I/O port	8	2
Port data register 5	PDR5	8	H'FFD8	I/O port	8	2
Port data register 6	PDR6	8	H'FFD9	I/O port	8	2
Port data register 7	PDR7	8	H'FFDA	I/O port	8	2
Port data register 8	PDR8	8	H'FFDB	I/O port	8	2
Port data register 9	PDR9	8	H'FFDC	I/O port	8	2
Port data register A	PDRA	8	H'FFDD	I/O port	8	2
Port data register B	PDRB	8	H'FFDE	I/O port	8	2

Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	s Access State
Port pull-up control register 3	PUCR3	8	H'FFE1	I/O port	8	2
Port pull-up control register 5	PUCR5	8	H'FFE2	I/O port	8	2
Port pull-up control register 6	PUCR6	8	H'FFE3	I/O port	8	2
Port control register 3	PCR3	8	H'FFE6	I/O port	8	2
Port control register 4	PCR4	8	H'FFE7	I/O port	8	2
Port control register 5	PCR5	8	H'FFE8	I/O port	8	2
Port control register 6	PCR6	8	H'FFE9	I/O port	8	2
Port control register 7	PCR7	8	H'FFEA	I/O port	8	2
Port control register 8	PCR8	8	H'FFEB	I/O port	8	2
Port mode register 9	PMR9	8	H'FFEC	I/O port	8	2
Port control register A	PCRA	8	H'FFED	I/O port	8	2
Port mode register B	PMRB	8	H'FFEE	I/O port	8	2
System control register 1	SYSCR1	8	H'FFF0	SYSTEM	8	2
System control register 2	SYSCR2	8	H'FFF1	SYSTEM	8	2
IRQ edge select register	IEGR	8	H'FFF2	Interrupts	8	2
Interrupt enable register 1	IENR1	8	H'FFF3	Interrupts	8	2
Interrupt enable register 2	IENR2	8	H'FFF4	Interrupts	8	2
Interrupt request register 1	IRR1	8	H'FFF6	Interrupts	8	2
Interrupt request register 2	IRR2	8	H'FFF7	Interrupts	8	2
Wakeup interrupt request register	IWPR	8	H'FFF9	Interrupts	8	2
Clock stop register 1	CKSTPR1	8	H'FFFA	SYSTEM	8	2
Clock stop register 2	CKSTPR2	8	H'FFFB	SYSTEM	8	2

RENESAS

Notes: 1. AEC: Asynchronous event counter

2. WDT: Watchdog timer

3. LCD: LCD controller/driver

# 14.2 Register Bits

Register bit names of the on-chip peripheral modules are described below.

Register Abbreviatior	n Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
FLMCR1	_	SWE	ESU	PSU	EV	PV	E	Р	ROM
FLMCR2	FLER	_	_	_	_	_	_	_	
FLPWCR	PDWND	_	_	_	_	_	_	_	
EBR	_	_	_	EB4	EB3	EB2	EB1	EB0	
FENR	FLSHE	_	_	_	_	_	_	_	
ECPWCRH	ECPWCRH7	ECPWCRH6	ECPWCRH5	ECPWCRH4	ECPWCRH3	ECPWCRH2	ECPWCRH1	ECPWCRH0	AEC*1
ECPWCRL	ECPWCRL7	ECPWCRL6	ECPWCRL5	ECPWCRL4	ECPWCRL3	ECPWCRL2	ECPWCRL1	ECPWCRL0	
ECPWDRH	ECPWDRH7	ECPWDRH6	ECPWDRH5	ECPWDRH4	ECPWDRH3	ECPWDRH2	ECPWDRH1	ECPWDRH0	
ECPWDRL	ECPWDRL7	ECPWDRL6	ECPWDRL5	ECPWDRL4	ECPWDRL3	ECPWDRL2	ECPWDRL1	ECPWDRL0	
WEGR	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0	Interrupts
SPCR	_	_	SPC32	_	SCINV3	SCINV2	_	_	SCI3
AEGSR	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	—	AEC*1
ECCR	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	_	
ECCSR	OVH	OVL	_	CH2	CUEH	CUEL	CRCH	CRCL	
ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0	
ECL	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0	
SMR	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	SCI3
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	
SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	
SSR	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	
TMA	_	_	_	_	TMA3	TMA2	TMA1	TMA0	Timer A
TCA	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	
TCSRW	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	BOWI	WRST	WDT*2
TCW	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0	
TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0	Timer F
TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	
TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0	-
TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	
OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	
OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0	-



Register Abbreviatio	n Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
LPCR	DTS1	DTS0	CMX	_	SGS3	SGS2	SGS1	SGS0	LCD*3
LCR	_	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0	
LCR2	LCDAB	_	_	_	_	_	_	_	
ADRRH	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	A/D
ADRRL	ADR1	ADR0	_	_	_	_	_	_	converter
AMR	CKS	_	_	_	СНЗ	CH2	CH1	CH0	-
ADSR	ADSF	_	_	_	_	_	_	_	•
PMR2	_	_	POF1	_	_	WDCKS	_	IRQ0	I/O port
PMR3	AEVL	AEVH	_	_	_	TMOFH	TMOFL	_	•
PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0	•
PWCR2	_	_	_	_	_	_	PWCR21	PWCR20	10-bit
PWDRU2	_	_	_	_	_	_	PWDRU21	PWDRU20	PWM
PWDRL2	PWDRL27	PWDRL26	PWDRL25	PWDRL24	PWDRL23	PWDRL22	PWDRL21	PWDRL20	•
PWCR1	_	_	_	_	_	_	PWCR11	PWCR10	•
PWDRU1	_	_	_	_	_	_	PWDRU11	PWDRU10	
PWDRL1	PWDRL17	PWDRL16	PWDRL15	PWDRL14	PWDRL13	PWDRL12	PWDRL11	PWDRL10	
PDR3	P37	P36	P35	P34	P33	P32	P31	_	I/O port
PDR4	_	_	_	_	P43	P42	P41	P40	•
PDR5	P57	P56	P55	P54	P53	P52	P51	P50	•
PDR6	P67	P66	P65	P64	P63	P62	P61	P60	-
PDR7	P77	P76	P75	P74	P73	P72	P71	P70	•
PDR8	_	_	_	_	_	_	_	P80	•
PDR9	_	_	P95	P94	P93	P92	P91	P90	•
PDRA	_	_	_	_	PA3	PA2	PA1	PA0	•
PDRB	_	_	_	_	PB3	PB2	PB1	PB0	
PUCR3	PUCR37	PUCR36	PUCR35	PUCR34	PUCR33	PUCR32	PUCR31	_	-
PUCR5	PUCR57	PUCR56	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	•
PUCR6	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60	•
PCR3	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	_	•
PCR4	_	_	_	_	_	PCR42	PCR41	PCR40	•
PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50	-
PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60	-
PCR7	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70	-
PCR8	_	_	_	_	_	_	_	PCR80	-
PMR9	_	_	_	_	PIOFF	_	PWM2	PWM1	-

Register Abbreviatio	n Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
PCRA	_	_	_	_	PCRA3	PCRA2	PCRA1	PCRA0	I/O port
PMRB	_	_	_	_	IRQ1	_	_	_	_
SYSCR1	SSBY	STS2	STS1	STS0	LSON	_	MA1	MA0	SYSTEM
SYSCR2	_	_	_	NESEL	DTON	MSON	SA1	SA0	_
IEGR	_	_	_	_	_	_	IEG1	IEG0	Interrupts
IENR1	IENTA	_	IENWP	_	_	IENEC2	IEN1	IEN0	_
IENR2	IENDT	IENAD	_	_	IENTFH	IENTFL	_	IENEC	_
IRR1	IRRTA	_	_	_	_	IRREC2	IRRI1	IRRI0	_
IRR2	IRRDT	IRRAD	_	_	IRRTFH	IRRTFL	_	IRREC	_
IWPR	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	_
CKSTPR1	_	_	S32CKST	P ADCKSTI	P —	TFCKSTI	>	TACKST	PSYSTEM
CKSTPR2	_	_	_	PW2CKST	P AECKST	PWDCKST	PPW1CKST	P LDCKST	P

Notes: 1. AEC: Asynchronous event counter

2. WDT: Watchdog timer

3. LCD: LCD controller/driver



# 14.3 Register States in Each Operating Mode

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
FLMCR1	Initialized	_	_	Initialized	Initialized	Initialized	Initialized	ROM
FLMCR2	Initialized	_	_	_	_		_	_
FLPWCR	Initialized	_	_	_	_		_	_
EBR	Initialized	_	_	Initialized	Initialized	Initialized	Initialized	_
FENR	Initialized	_	_	_	_	_	_	_
ECPWCRH	Initialized	_	_	_	_	_	_	AEC*1
ECPWCRL	Initialized	_	_	_	_	_	_	_
ECPWDRH	Initialized	_	_	_	_	—	_	_
ECPWDRL	Initialized	_	_	_	_	_	_	_
WEGR	Initialized	_	_	_	_	_	_	Interrupts
SPCR	Initialized	_	_	_	_	_	_	SCI3
AEGSR	Initialized	_	_	_	_	_	_	AEC*1
ECCR	Initialized	_	_	_	_	_	_	_
ECCSR	Initialized	_	_	_	_	_	_	
ECH	Initialized	_	_	_	_	_	_	_
ECL	Initialized	_	_	_	_	_	_	
SMR	Initialized	_	_	Initialized	_	_	Initialized	SCI3
BRR	Initialized	_	_	Initialized	_	_	Initialized	
SCR3	Initialized	_	_	Initialized	_	—	Initialized	_
TDR	Initialized	_	_	Initialized	_	_	Initialized	_
SSR	Initialized	_	_	Initialized	_	_	Initialized	
RDR	Initialized	_	_	Initialized	_	_	Initialized	_
TMA	Initialized	_	_	_	_	_	_	Timer A
TCA	Initialized	_	_	_	_	_	_	_
TCSRW	Initialized	_	_	_	_	_	_	WDT* <sup>2</sup>
TCW	Initialized	_	_	_	_	_	_	_
TCRF	Initialized	_	_	_	_	_	_	Timer F
TCSRF	Initialized	_	_	_	_	_	_	_
TCFH	Initialized	_	_	_	_	_		_
TCFL	Initialized	_	_	_	_	_		_
OCRFH	Initialized	_	_	_	_	_		_
OCRFL	Initialized	_	_	_	_	_	_	_
LPCR	Initialized	_	_	_	_	_	_	LCD*3



Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
LCR	Initialized	_	_	—	_	_	_	LCD*3
LCR2	Initialized	_	_	_	_	_	_	_
ADRRH	_	_	_	_	_	_	_	A/D
ADRRL	_	_	_	_	_	_	_	converter
AMR	Initialized	_	_	_	_	_	_	
ADSR	Initialized	_	_	Initialized	Initialized	Initialized	Initialized	
PMR2	Initialized	_	_	—	_	_	_	I/O port
PMR3	Initialized	_	_	_	_	_	_	
PMR5	Initialized	_	_	_	_	_	_	_
PWCR2	Initialized	_	_	_	_	_	_	10-bit
PWDRU2	Initialized	_	_	_	_	_	_	PWM
PWDRL2	Initialized	_	_	_	_	_	_	_
PWCR1	Initialized	_	_	_	_	_	_	_
PWDRU1	Initialized	_	_	_	_	_	_	_
PWDRL1	Initialized	_	_	_	_	_	_	_
PDR3	Initialized	_	_	_	_	_	_	I/O port
PDR4	Initialized	_	_	_	_	_	_	_
PDR5	Initialized	—		_			—	_
PDR6	Initialized	_	_	_	_	_	—	_
PDR7	Initialized	—		_			—	_
PDR8	Initialized	—		_			—	_
PDR9	Initialized	—	_	_	_	_	—	_
PDRA	Initialized	—		_			—	_
PDRB	Initialized	—		_			—	_
PUCR3	Initialized	_	_	_	_	_	—	_
PUCR5	Initialized	—		_			—	_
PUCR6	Initialized	—	_	_	_	_	—	_
PCR3	Initialized	_	_	_	_	_	—	_
PCR4	Initialized	_	_	_	_	—	_	_
PCR5	Initialized	—		—		—	—	_
PCR6	Initialized	_	_	_	_	—	_	_
PCR7	Initialized	_	_	_	_	—	_	_
PCR8	Initialized	_	_	_	_	—	_	_
PMR9	Initialized	_	_	_	_	_	_	_
PCRA	Initialized	_	_	_	_	—	_	_
PMRB	Initialized	_		_				



Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
SYSCR1	Initialized		—	_	—	_	—	SYSTEM
SYSCR2	Initialized		_	_	_	_	_	_
IEGR	Initialized		_	_	_	_	_	Interrupts
IENR1	Initialized		_	_	_	_	_	_
IENR2	Initialized	_	_	_	_	_	_	
IRR1	Initialized		_	_	_	_	_	_
IRR2	Initialized		_	_	_	_	_	_
IWPR	Initialized	_	_	_	_	_	_	_
CKSTPR1	Initialized		_	_	_	_	_	SYSTEM
CKSTPR2	Initialized	_	_	_	_	_	_	_

Notes: — is not initialized

1. AEC: Asynchronous event counter

2. WDT: Watchdog timer

3. LCD: LCD controller/driver



# Section 15 Electrical Characteristics

### 15.1 Absolute Maximum Ratings of H8/3802 Group

Table 15.1 lists the absolute maximum ratings.

Table 15.1	Absolute Maximum Ratings	
------------	--------------------------	--


Item		Symbol	Value	Unit	Note
Power supply volta	age	V <sub>cc</sub>	-0.3 to +7.0	V	*
Analog power sup	ply voltage	$AV_{cc}$	-0.3 to +7.0	V	
Programming volta	age	$V_{_{PP}}$	-0.3 to +13.0	V	
Input voltage	Other than port B and IRQAEC	$V_{in}$	–0.3 to $V_{cc}$ +0.3	V	
	Port B	$AV_{in}$	–0.3 to AV $_{\rm cc}$ +0.3	V	
	IRQAEC	$HV_{in}$	-0.3 to +7.3	V	
Port 9 pin voltage		$V_{_{P9}}$	-0.3 to +7.3	V	
Operating tempera	ature	$T_{opr}$	Regular specifications: -20 to +75	°C	
			Wide-range temperature specifications: -40 to +85	_	
Storage temperatu	ire	T <sub>stg</sub>	–55 to +125	°C	_


Note: \* Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.



### 15.2 Electrical Characteristics of H8/3802 Group


### 15.2.1 Power Supply Voltage and Operating Ranges








### Power Supply Voltage and Operating Frequency Range





### Analog Power Supply Voltage and A/D Converter Operating Range





#### **15.2.2 DC Characteristics**

Table 15.2 lists the DC characteristics.

### Table 15.2 DC Characteristics (1)

 $V_{cc} = 1.8 \text{ V}$  to 5.5 V,  $AV_{cc} = 1.8 \text{ V}$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

					Valu	es		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	RES, WKP0 to WKP7, IRQ0, IRQ1, AEVL, AEVH,	$V_{cc}$ = 4.0 V to 5.5 V	V <sub>cc</sub> ×0.8	_	V <sub>cc</sub> + 0.3	V	
		SCK32	Other than above	$V_{cc}  imes 0.9$	—	$V_{cc}$ + 0.3		
		RXD32	$V_{\rm cc}$ = 4.0 V to 5.5 V	$V_{cc}  imes 0.7$	—	V <sub>cc</sub> + 0.3	V	
			Other than above	$V_{cc}  imes 0.8$	_	V <sub>cc</sub> + 0.3	_	
		OSC1	$V_{cc}$ = 4.0 V to 5.5 V	$V_{cc}  imes 0.8$	—	V <sub>cc</sub> + 0.3	V	
			Other than above	$V_{cc}  imes 0.9$		V <sub>cc</sub> + 0.3	_	
		X1	$V_{cc}$ = 1.8 V to 5.5 V	$V_{cc}  imes 0.9$	—	V <sub>cc</sub> + 0.3	V	
		P31 to P37, P40 to P43, P50 to P57,	$V_{\rm cc}$ = 4.0 V to 5.5 V	$V_{cc} \times 0.7$	—	V <sub>cc</sub> + 0.3	V	
		P60 to P67, P70 to P77, P80, PA0 to PA3	Other than above	$V_{cc} \times 0.8$	_	V <sub>cc</sub> + 0.3		
		PB0 to PB3	$V_{cc}$ = 4.0 V to 5.5 V	$V_{cc}  imes 0.7$	—	$AV_{cc} + 0.3$	V	
			Other than above	$V_{cc}  imes 0.8$	—	$AV_{cc} + 0.3$	_	
		IRQAEC	$V_{\rm cc}$ = 4.0 V to 5.5 V	$V_{cc}  imes 0.8$	—	7.3	V	
			Other than above	$V_{cc}  imes 0.9$	—	7.3	_	
Note: Co	opport the	TEST nin to V						

RENESAS

Note: Connect the TEST pin to  $V_{ss}$ .

### Table 15.2 DC Characteristics (2)

 $V_{cc} = 1.8 \text{ V}$  to 5.5 V,  $AV_{cc} = 1.8 \text{ V}$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

					Valu	es		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Input low voltage	V <sub>IL</sub>	RES, WKP0 to WKP7, IRQ0, IRQ1, IRQAEC,	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	- 0.3		$V_{cc} \times 0.2$	V	
		AEVL, AEVH, SCK32	Other than above	- 0.3	—	$V_{cc}  imes 0.1$		
		RXD32	$V_{\rm cc}$ = 4.0 V to 5.5 V	- 0.3	_	$V_{cc}  imes 0.3$	V	
			Other than above	- 0.3	_	$V_{cc}  imes 0.2$	_	
		OSC1	$V_{cc}$ = 4.0 V to 5.5 V	- 0.3	_	$V_{cc}  imes 0.2$	V	
			Other than above	- 0.3	—	$V_{cc}  imes 0.1$		
		X1	$V_{cc}$ = 1.8 V to 5.5 V	- 0.3	—	$V_{cc}  imes 0.1$	V	
		P31 to P37, P40 to P43, P50 to P57,	$V_{\rm cc}$ = 4.0 V to 5.5 V	- 0.3	—	$V_{cc}  imes 0.3$	V	
		P60 to P67, P70 to P77, P80, PA0 to PA3, PB0 to PB3	Other than above	- 0.3	_	$V_{cc} \times 0.2$		
Output high	V <sub>OH</sub>	P31 to P37, P40 to P42,	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{oH} = 1.0 \text{ mA}$	V <sub>cc</sub> - 1.0	_	_	V	
voltage		P50 to P57, P60 to P67, P70 to P77,	$V_{cc} = 4.0 \text{ V to 5.5 V}$ $-I_{OH} = 0.5 \text{ mA}$	V <sub>cc</sub> - 0.5	_	_	_	
		P80, PA0 to PA3	-I <sub>OH</sub> = 0.1 mA	$V_{\rm cc} - 0.3$	_	_		

### Table 15.2DC Characteristics (3)

 $V_{cc} = 1.8 \text{ V}$  to 5.5 V,  $AV_{cc} = 1.8 \text{ V}$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

					Value	s		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Output low	V <sub>OL</sub>	P40 to P42	$V_{cc}$ = 4.0 V to 5.5 V	_	_	0.6	V	
voltage			I <sub>oL</sub> = 1.6 mA					
			I <sub>oL</sub> = 0.4 mA	_	_	0.5		
		P50 to P57, P60 to P67, P70 to P77, P80, PA0 to PA3	I <sub>oL</sub> = 0.4 mA		_	0.5		
		P31 to P37	$V_{\rm cc}$ = 4.0 V to 5.5 V	_	_	1.5		
			I <sub>oL</sub> = 10 mA					
			$V_{\rm cc}$ = 4.0 V to 5.5 V	—	_	0.6		
			I <sub>oL</sub> = 1.6 mA					
			I <sub>oL</sub> = 0.4 mA	_	_	0.5		
		P90 to P92	$V_{\rm cc}$ = 2.2 V to 5.5 V	_	_	0.5		*5
			I <sub>oL</sub> = 25 mA	_				
			I <sub>oL</sub> = 15 mA					
			I <sub>oL</sub> = 10 mA					*6
		P93 to P95	I <sub>oL</sub> = 10 mA	—	_	0.5		
Input/ output	I <sub>IL</sub>	RES, P43	$\rm V_{_{\rm IN}}$ = 0.5 V to V $_{\rm CC}$ – 0.5 V	_	—	20.0	μΑ	*2
leakage current				_		1.0		*1
		OSC1, X1, P31 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80, IRQAEC, PA0 to PA3, P90 to P95	$\rm V_{\rm in}$ = 0.5 V to $\rm V_{\rm cc}$ – 0.5 V	_	_	1.0	μΑ	
		PB0 to PB3	$\rm V_{_{\rm IN}}$ = 0.5 V to $\rm AV_{_{\rm CC}}$ $-$ 0.5 V	_	—	1.0		

### Table 15.2 DC Characteristics (4)

 $V_{cc} = 1.8 \text{ V}$  to 5.5 V,  $AV_{cc} = 1.8 \text{ V}$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

					Value	s		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Pull-up MOS	$-I_p$	P31 to P37, P50 to P57,	$V_{\rm CC} = 5.0 \text{ V},$ $V_{\rm IN} = 0.0 \text{ V}$	50.0	_	300.0	μA	
current		P60 to P67	$V_{cc} = 2.7 V,$ $V_{IN} = 0.0 V$	_	35.0	_		Reference value
Input capaci- tance	C <sub>in</sub>	All input pins except power supply, RES, P43, IRQAEC, PB0 to PB3 pins	$f = 1 \text{ MHz}, V_{IN} = 0.0 \text{ V}, T_a = 25°C$	_	_	15.0	pF	
		IRQAEC	-	_	_	30.0		
		RES	-	_	—	80.0		*2
				-	—	15.0		*1
		P43	-	_	—	50.0		*2
				_	—	15.0		*1
		PB0 to PB3	-	_	_	15.0		
Active	I <sub>OPE1</sub>	V <sub>cc</sub>	Active (high-speed)	_	7.0	10.0	mA	*3
mode current consump-			mode $V_{cc} = 5.0 V$ , $f_{osc} = 10 MHz$					*4
tion	I <sub>OPE2</sub>	V <sub>cc</sub>	Active (medium-	_	2.2	3.0	mA	*3
			speed) mode $V_{cc} = 5.0 V,$ $f_{osc} = 10 MHz,$ $\phi_{osc}/128$					* <sup>4</sup>
Sleep	I <sub>SLEEP</sub>	V <sub>cc</sub>	$V_{cc} = 5.0 V,$	—	3.8	5.0	mA	*3
mode current consump- tion			f <sub>osc</sub> = 10 MHz					*4

### Table 15.2DC Characteristics (5)

 $V_{cc} = 1.8 \text{ V}$  to 5.5 V,  $AV_{cc} = 1.8 \text{ V}$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

				Values		es		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Subactive mode current consump- tion	I <sub>SUB</sub>	V <sub>cc</sub>	$\begin{split} V_{cc} &= 2.7 \text{ V}, \\ \text{LCD on,} \\ 32\text{-kHz crystal} \\ \text{resonator used} \\ (\phi_{\text{SUB}} &= \phi_{\text{W}}/2) \end{split}$	_	15.0	30.0	μA	* <sup>3</sup> * <sup>4</sup>
			$V_{cc} = 2.7 \text{ V},$ LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/8)$	_	8.0	_		* <sup>3</sup> * <sup>4</sup> Reference value
Subsleep mode current consump- tion	I <sub>SUBSP</sub>	V <sub>cc</sub>	$V_{cc} = 2.7 \text{ V},$ LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$	_	7.5	16.0	μA	* <sup>3</sup> * <sup>4</sup>
Watch mode current consump-	I <sub>watch</sub>	V <sub>cc</sub>	V <sub>cc</sub> = 2.7 V, LCD not used, 32-kHz crystal resonator used	_	3.8	6.0	μΑ	* <sup>2</sup> * <sup>3</sup> * <sup>4</sup>
tion					2.8	_		* <sup>1</sup> * <sup>3</sup> * <sup>4</sup>
Standby mode current consump- tion	I <sub>STBY</sub>	V <sub>cc</sub>	32-kHz crystal resonator not used	_	1.0	5.0	μΑ	* <sup>3</sup> * <sup>4</sup>
RAM data retaining voltage	$V_{_{RAM}}$	V <sub>cc</sub>		1.5	_	_	V	

### Table 15.2DC Characteristics (6)

 $V_{cc} = 1.8 \text{ V to } 5.5 \text{ V}, \text{AV}_{cc} = 1.8 \text{ V to } 5.5 \text{ V}, \text{V}_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

	Applicable Test Values							
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit	Notes
Allowable output low current (per pin)	I <sub>ol</sub>	Output pins except ports 3 and 9	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	2.0	mA	
		Port 3	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	10.0		
		Output pins except port 9		_	_	0.5	_	
		P90 to P92	$V_{cc} = 2.2 \text{ V to}$ 5.5 V	—	—	25.0		*5
				—	—	15.0		
				_	_	10.0		
		P93 to P95		_	_	10.0		
Allowable output low current (total)	$\Sigma I_{\rm OL}$	Output pins except ports 3 and 9	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	40.0	mA	
		Port 3	$V_{cc} = 4.0 \text{ V to}$ 5.5 V	_	_	80.0		
		Output pins except port 9		—	_	20.0		
		Port 9		_	_	80.0		
Allowable output high current (per pin)	– <b>І</b> <sub>он</sub>	All output pins	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	2.0	mA	
			Other than above	_	—	0.2		
Allowable output high current (total)	$\Sigma - I_{OH}$	All output pins	$V_{cc} = 4.0 \text{ V to}$ 5.5 V	_	_	15.0	mA	
			Other than above	_	_	10.0		

RENESAS

Notes: 1. Applies to the mask-ROM version.

- 2. Applies to the HD6473802.
- 3. Pin states when current consumption is measured

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I <sub>OPE1</sub> )	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Stops	System clock: crystal resonator
Active (medium- speed) mode (I <sub>OPE2</sub> )					Subclock: Pin X1 = GND
Sleep mode	V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	Stops	_
Subactive mode	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Stops	System clock:
Subsleep mode	V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	Stops	crystal resonator
		CPU stops			Subclock: _ crystal resonator
Watch mode	V <sub>cc</sub>	Only clock time base operates	V <sub>cc</sub>	Stops	
		CPU stops			
Standby mode	V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Stops	System clock: crystal resonator
					Subclock: Pin X1 = GND

Notes: 4. Except current which flows to the pull-up MOS or output buffer

5. When the PIOFF bit in the port mode register 9 is 0

6. When the PIOFF bit in the port mode register 9 is 1



### 15.2.3 AC Characteristics

Table 15.3 lists the control signal timing and table 15.4 lists the serial interface timing.

### Table 15.3 Control Signal Timing

 $V_{cc} = 1.8 \text{ V}$  to 5.5 V,  $AV_{cc} = 1.8 \text{ V}$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

		Applicable			Values			Reference
ltem	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
System clock oscillation	f <sub>osc</sub>	OSC1, OSC2	$V_{cc} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	_	16.0	MHz	
frequency			$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$	2.0	_	10.0	-	
			Other than above	2.0	—	4.0	-	
OSC clock ( $\phi_{osc}$ )	t <sub>osc</sub>	OSC1,	$V_{\rm cc}$ = 4.5 V to 5.5 V	62.5	_	500	ns	Figure 15.1* <sup>2</sup>
cycle time		OSC2				(1000)	_	
			$V_{\rm cc}$ = 2.7 V to 5.5 V	100	—	500	_	
						(1000)		
			Other than above	250	—	500	-	
						(1000)	-	
System clock (	t <sub>cyc</sub>			2	—	128	t <sub>osc</sub>	
cycle time				_	_	128	μs	-
Subclock oscillation frequency	f <sub>w</sub>	X1, X2		_	32.768 or 38.4	_	kHz	
Watch clock $(\phi_w)$ cycle time	t <sub>w</sub>	X1, X2		_	30.5 or 26.0	—	μs	Figure 15.1
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>			2	—	8	t <sub>w</sub>	*1
Instruction cycle time				2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	
Oscillation stabilization time	t <sub>rc</sub>	OSC1, OSC2	$V_{cc} = 2.2 \text{ V to } 5.5 \text{ V}$ in figure 15.7	_	20	45	μs	Figure 15.7
			Other than above		_	50	ms	-
		X1, X2	$V_{cc}$ = 2.7 V to 5.5 V	_	_	2.0	S	*3
			$V_{cc} = 2.2 \text{ V to } 5.5 \text{ V}$	_	_	10.0	-	

		Applicable			Values			Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
External clock	t <sub>CPH</sub>	OSC1	$V_{cc}$ = 4.5 V to 5.5 V	25	—	_	ns	Figure 15.1
high width			$V_{cc}$ = 2.7 V to 5.5 V	40	_	—	_	
			Other than above	100	_	—	_	
		X1		_	15.26 or 13.02	_	μs	_
External clock	t <sub>CPL</sub>	OSC1	$V_{cc}$ = 4.5 V to 5.5 V	25	_	—	ns	Figure 15.1
low width			$V_{cc}$ = 2.7 V to 5.5 V	40	_	—	_	
			Other than above	100	_	—	_	
		X1		_	15.26 or 13.02	_	μs	_
External clock	t <sub>cPr</sub>	OSC1	$V_{cc} = 4.5 \text{ V to } 5.5 \text{ V}$	—	_	6	ns	Figure 15.1
rise time			$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$	—	_	10	_	
			Other than above	—	_	25	_	
		X1		_	_	55.0	ns	_
External clock	t <sub>cPf</sub>	OSC1	$V_{cc}$ = 4.5 V to 5.5 V	—	_	6	ns	Figure 15.1
fall time			$V_{cc}$ = 2.7 V to 5.5 V	—	_	10	_	
			Other than above		_	25	_	
		X1		—	_	55.0	ns	_
RES pin low width	t <sub>REL</sub>	RES		10	_	_	$\mathbf{t}_{cyc}$	Figure 15.2
Input pin high width	t <sub>iH</sub>	IRQ0, IRQ1, IRQAEC, WKP0 to WKP7,		2		_	t <sub>cyc</sub> t <sub>subcyc</sub>	Figure 15.3
		AEVL, AEVH		0.5	_	—	t <sub>osc</sub>	_
Input pin low width	t <sub>ıL</sub>	IRQ0, IRQ1, IRQAEC, WKP0 to WKP7,		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	Figure 15.3
		AEVL, AEVH		0.5	—	_	t <sub>osc</sub>	_

Notes: 1. Determined by the SA1 and SA0 bits in the system control register 2 (SYSCR2).

2. Values in parentheses indicate  $t_{\rm osc}$  max. when the external clock is used.

3. After powering on, hold  $\rm V_{cc}$  at 2.2 V to 5.5 V until the oscillation stabilization time has elapsed.

### Table 15.4 Serial Interface (SCI3) Timing

 $V_{cc} = 1.8 \text{ V to } 5.5 \text{ V}, \text{AV}_{cc} = 1.8 \text{ V to } 5.5 \text{ V}, \text{V}_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

Item				Values				Reference
		Symbol	Test Condition	Min	Тур Мах		Unit	Figure
•	Asynchronous	t <sub>scyc</sub>		4	—	—	$t_{_{cyc}} \text{ or } t_{_{subcyc}}$	Figure 15.4
cycle	Clocked synchronous	_		6	_	_	_	
Input clock pulse width		t <sub>scкw</sub>		0.4		0.6	t <sub>scyc</sub>	Figure 15.4
Transmit data delay time (clocked synchronous)		t <sub>TXD</sub>	$V_{cc}$ = 4.0 V to 5.5 V	_	_	1	$t_{_{cyc}} \text{ or } t_{_{subcyc}}$	Figure 15.5
			Other than above	_	_	1	_	
Receive data setup time (clocked synchronous)		t <sub>RXS</sub>	$V_{cc}$ = 4.0 V to 5.5 V	200.0	_	—	ns	Figure 15.5
			Other than above	400.0			—	
	ta hold time	t <sub>RXH</sub>	$V_{\rm cc}$ = 4.0 V to 5.5 V	200.0	—	—	ns	Figure 15.5
(clocked sy	nchronous)		Other than above	400.0	—	—	_	

### 15.2.4 A/D Converter Characteristics

Table 15.5 shows the A/D converter characteristics.

### Table 15.5 A/D Converter Characteristics

 $V_{cc} = 1.8 \text{ V to } 5.5 \text{ V}, V_{ss} = AV_{ss} = 0.0 \text{ V}, T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (product with regular specifications)}, T_a = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (product with wide-range temperature specifications)}, T_a = +75^{\circ}\text{C} \text{ (bare die product)}, unless otherwise specified}$ 

	Symbol	Applicable	Test	Values			_	Reference
Item		Pins	Condition	Min	Тур	Max	Unit	Figure
Analog power supply voltage	$AV_{cc}$	$AV_{cc}$		1.8	_	5.5	V	*1
Analog input voltage	$AV_{IN}$	AN0 to AN3		- 0.3	_	$AV_{cc} + 0.3$	V	
Analog power supply current	$AI_{OPE}$	$AV_{cc}$	$AV_{cc} = 5.0 V$	_	_	1.5	mA	
	AI <sub>STOP1</sub>	AV <sub>cc</sub>		_	600	_	μA	* <sup>2</sup> Reference value
	AI	$AV_{cc}$		_	—	5.0	μA	*3

		Applicable	Test		Value	S		Reference
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit	Figure
Analog input capacitance	$C_{AIN}$	AN0 to AN3		_	_	15.0	pF	
Allowable signal source impedance	$R_{_{\!AIN}}$			_	_	10.0	kΩ	
Resolution (data length)				_	_	10	bit	
Nonlinearity error			$AV_{cc} = 2.7 V$ to 5.5 V $V_{cc} = 2.7 V$ to 5.5 V			±2.5	LSB	
			$AV_{cc} = 2.0 V$ to 5.5 V $V_{cc} = 2.0 V$ to 5.5 V	_	_	±5.5		
			Other than above	_	_	±7.5		*4
Quantization error				_	—	±0.5	LSB	
Absolute accuracy			$AV_{cc} = 2.7 V$ to 5.5 V $V_{cc} = 2.7 V$ to 5.5 V	_	_	±3.0	LSB	
			$AV_{cc} = 2.0 V$ to 5.5 V $V_{cc} = 2.0 V$ to 5.5 V			±6.0		
			Other than above	_	_	±8.0		*4
Conversion time			$AV_{cc} = 2.7 V$ to 5.5 V $V_{cc} = 2.7 V$ to 5.5 V	12.4	_	124	μs	
			Other than above	62	_	124		


Notes: 1. Set  $AV_{cc} = V_{cc}$  when the A/D converter is not used.

2.  $AI_{\text{STOP1}}$  is the current in active and sleep modes while the A/D converter is idle.

3.  $AI_{\text{stop2}}$  is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

RENESAS

4. The conversion time is  $62 \ \mu s$ .



### 15.2.5 LCD Characteristics

Table 15.6 shows the LCD characteristics.

### Table 15.6 LCD Characteristics

 $V_{cc} = 1.8 \text{ V to } 5.5 \text{ V}, \text{AV}_{cc} = 1.8 \text{ V to } 5.5 \text{ V}, \text{V}_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ , unless otherwise specified (including subactive mode),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (product with regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (product with wide-range temperature specifications),  $T_a = +75^{\circ}\text{C}$  (bare die product)

		Applicable			Value	s		Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
Segment driver step-down voltage	$V_{\rm DS}$	SEG1 to SEG25	$I_{D} = 2 \ \mu A$ V1 = 2.7 V to 5.5 V	—	_	0.6	V	*1
Common driver step-down voltage	V <sub>DC</sub>	COM1 to COM4	$I_{D} = 2 \mu A$ V1 = 2.7 V to 5.5 V	_	_	0.3	V	*1
LCD power supply split-resistance	$R_{\text{LCD}}$		Between V1 and $V_{ss}$	0.5	3.0	9.0	MΩ	
Liquid crystal display voltage	$V_{\rm LCD}$	V1		2.2	_	5.5	V	*2

Notes: 1. The voltage step-down from power supply pins V1, V2, V3, and V<sub>ss</sub> to each segment pin or common pin.

2. When the liquid crystal display voltage is supplied from an external power supply, ensure that the following relationship is maintained:  $V_{cc} \ge V1 \ge V2 \ge V3 \ge V_{ss}$ .



## 15.3 Absolute Maximum Ratings of H8/38004 Group

Table 15.7 lists the absolute maximum ratings.

Item		Symbol	Value	Unit	Note
Power supply voltage		V <sub>cc</sub>	-0.3 to +4.3	V	*1
Analog power supply	y voltage	$AV_{cc}$	-0.3 to +4.3	V	
Input voltage	Other than port B	$V_{in}$	–0.3 to V $_{\rm cc}$ +0.3	V	
	Port B	AV	–0.3 to AV $_{\rm cc}$ +0.3	V	_
Port 9 pin voltage		$V_{_{P9}}$	–0.3 to V $_{\rm cc}$ +0.3	V	
Operating temperatu	ıre	$T_{opr}$	Regular specifications: $-20$ to $+75^{*^2}$	°C	
			Wide-range temperature specifications: -40 to +85* <sup>3</sup>	_	
			Bare die product: +75*4	_	
Storage temperature	9	$T_{stg}$	-55 to +125	°C	

#### Table 15.7 Absolute Maximum Ratings

Notes: 1. Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

2. When the operating voltage is V<sub>cc</sub> = 2.7 to 3.6 V during flash memory reading, the operating temperature ranges from -20°C to +75°C when programming or erasing the flash memory. When the operating voltage is V<sub>cc</sub> = 2.2 to 3.6 V during flash memory reading, the operating temperature ranges from -20°C to +50°C when programming or erasing the flash memory.

3. The operating temperature ranges from –20°C to +75°C when programming or erasing the flash memory.

RENESAS


4. The current-carrying temperature ranges from -20°C to +75°C.

Rev. 3.00, 06/03, page 333 of 408


## 15.4 Electrical Characteristics of H8/38004 Group

#### 15.4.1 Power Supply Voltage and Operating Ranges






Power Supply Voltage and Oscillation Frequency Range (Mask ROM Version)




#### Power Supply Voltage and Operating Frequency Range (F-ZTAT Version)






#### Power Supply Voltage and Operating Frequency Range (Mask ROM Version)






Analog Power Supply Voltage and A/D Converter Operating Range (F-ZTAT Version)



Analog Power Supply Voltage and A/D Converter Operating Range (Mask ROM Version)



## Renesas

#### **15.4.2 DC Characteristics**

Table 15.8 lists the DC characteristics.

#### Table 15.8 DC Characteristics

One of following conditions is applied unless otherwise specified.

Condition A (F-ZTAT version):	$V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc} = 2.7 \text{ V to } 3.6 \text{ V},$ $V_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$
Condition B (F-ZTAT version):	$V_{cc} = 2.2 V \text{ to } 3.6 V, AV_{cc} = 2.2 V \text{ to } 3.6 V,$ $V_{ss} = AV_{ss} = 0.0 V$
Condition C (Mask ROM version):	$V_{cc} = 1.8 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc} = 1.8 \text{ V to } 3.6 \text{ V},$ $V_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$

					Value			
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	RES, WKP0 to WKP7, IRQ0, IRQ1, AEVL, AEVH, SCK32		V <sub>cc</sub> ×0.9		V <sub>cc</sub> + 0.3	V	
		RXD32		$V_{cc}  imes 0.8$	—	$V_{cc}$ + 0.3	V	
		OSC1		$V_{cc}  imes 0.9$	—	$V_{cc}$ + 0.3	V	
		X1	$V_{cc}$ = 1.8 V to 5.5 V	$V_{cc}  imes 0.9$	—	$V_{cc}$ + 0.3	V	
		P31 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80, PA0 to PA3		$V_{cc} \times 0.8$	_	V <sub>cc</sub> + 0.3	V	
		PB0 to PB3		$V_{cc} \times 0.8$	—	AV <sub>cc</sub> + 0.3	V	
		IRQAEC, P95* <sup>5</sup>		$V_{cc}  imes 0.9$	_	V <sub>cc</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	RES, WKP0 to WKP7, IRQ0, IRQ1, IRQAEC, AEVL, AEVH, SCK32		- 0.3		$V_{cc} \times 0.1$	V	
		RXD32		- 0.3	—	$V_{cc}  imes 0.2$	V	
		OSC1		- 0.3	—	$V_{cc}  imes 0.1$	V	

Rev. 3.00, 06/03, page 338 of 408

		Values						
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Input low		X1		- 0.3	_	$V_{cc}  imes 0.1$	V	
voltage		P31 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80, PA0 to PA3, PB0 to PB3		- 0.3	_	$V_{cc} \times 0.2$	V	
Output high	V <sub>OH</sub>	P31 to P37, P40 to P42,	$V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$ $-I_{OH} = 1.0 \text{ mA}$	V <sub>cc</sub> - 1.0	-	_	V	
voltage		P50 to P57, P60 to P67, P70 to P77, P80, PA0 to PA3	-I <sub>OH</sub> = 0.1 mA	V <sub>cc</sub> – 0.3	_	_	_	
Output low voltage	V <sub>oL</sub>	P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80, PA0 to PA3, P31 to P37	I <sub>oL</sub> = 0.4 mA	_		0.5	V	
		P90 to P95	$V_{cc} = 2.2 \text{ V to } 3.6 \text{ V}$ $I_{oL} = 10.0 \text{ mA}$	_	_	0.5	_	
Input/ output leakage current	I <sub>IL</sub>	RES, P43, OSC1, X1, P31 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80, IRQAEC, PA0 to PA3, P90 to P95	$I_{oL} = 8.0 \text{ mA}$ $V_{IN} = 0.5 \text{ V to } V_{cc} - 0.5 \text{ V}$	_	_	1.0	μA	
		PB0 to PB3	$V_{IN} = 0.5 \text{ V} \text{ to } \text{AV}_{CC} - 0.5 \text{ V}$	—	_	1.0		
Pull-up MOS current	−I <sub>p</sub>	P31 to P37, P50 to P57, P60 to P67	$V_{cc} = 3.0 \text{ V},$ $V_{iN} = 0.0 \text{ V}$	30	_	180	μA	
Input capaci- tance	C <sub>in</sub>	All input pins except power supply pin	f = 1  MHz, $V_{IN} = 0.0 \text{ V},$ $T_{a} = 25^{\circ}\text{C}$	_	_	15.0	pF	

# Renesas

					Value	S		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Active mode current consump- tion	I <sub>OPE1</sub>	V <sub>cc</sub>	Active (high-speed) mode $V_{cc} = 1.8 V$ , $f_{osc} = 1 MHz$	_	0.2	_	mA	$*^{1*^{3}*^{4}}$ Approx. max. value = 1.1 × Typ.
			Active (high-speed) mode $V_{cc} = 3 V,$ $f_{osc} = 2 MHz$	_	0.6			$*^{1}*^{3}*^{4}$ Approx. max. value = 1.1 × Typ.
			_	1.0			$*^{2}*^{3}*^{4}$ Approx. max. value = 1.1 × Typ.	
			Active (high-speed) mode $V_{cc} = 3 V$ , $f_{osc} = 4 MHz$	_	1.2	_		$*^{1}*^{3}*^{4}$ Approx. max. value = 1.1 × Typ.
				_	1.6	2.8		* <sup>2</sup> * <sup>3</sup> * <sup>4</sup> Condition B
			Active (high-speed)	_	3.1	6.0		* <sup>1</sup> * <sup>3</sup> * <sup>4</sup>
			mode V <sub>cc</sub> = 3 V, f <sub>osc</sub> = 10 MHz	_	3.6	6.0		* <sup>2</sup> * <sup>3</sup> * <sup>4</sup> Condition A
	I <sub>ope2</sub>	V <sub>cc</sub>	Active (medium- speed) mode $V_{cc} = 1.8 V$ , $f_{osc} = 1 MHz$ , $\phi_{osc}/128$	_	0.03	_	mA	$*^{1}*^{3}*^{4}$ Approx. max. value = 1.1 × Typ.
			Active (medium- speed) mode $V_{cc} = 3 V$ , $f_{osc} = 2 MHz$ , $\phi_{osc}/128$	_	0.1	_		$*^{1}*^{3}*^{4}$ Approx. max. value = 1.1 × Typ.
				—	0.5			

					Value	s		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Мах	Unit	Notes
Active mode current consump- tion			Active (medium- speed) mode $V_{cc} = 3 V$ , $f_{osc} = 4 MHz$ , $\phi_{osc}/128$	_	0.2	_		$*^{1*^{3}*^{4}}$ Approx. max. value = 1.1 × Typ.
				_	0.7	1.3		*2*3*4
								Condition B
			Active (medium-	_	0.6	1.8		* <sup>1</sup> * <sup>3</sup> * <sup>4</sup>
		speed) mode $V_{cc} = 3 V,$ $f_{osc} = 10 MHz,$ $\phi_{osc}/128$	_	1.0	1.8		* <sup>2</sup> * <sup>3</sup> * <sup>4</sup> Condition A	
Sleep mode current consump- tion	I <sub>SLEEP</sub>	V <sub>cc</sub>	$V_{cc} = 1.8 V,$ $f_{osc} = 1 MHz$		0.08		mA	* <sup>1*<sup>3</sup>*<sup>4</sup></sup> Approx. max. value = $1.1 \times$ Typ.
	tion		$V_{cc} = 3 V,$ $f_{osc} = 2 MHz$	_	0.3	_		* <sup>1</sup> * <sup>3</sup> * <sup>4</sup> Approx. max. value = $1.1 \times$ Typ.
				_	0.6	_		$*^{2*^{3}*^{4}}$ Approx. max. value = 1.1 × Typ.
			$V_{cc} = 3 V,$ $f_{osc} = 4 MHz$	_	0.5	_		* <sup>1*3*4</sup> Approx. max. value = $1.1 \times$ Typ.
				_	0.9	2.2		* <sup>2</sup> * <sup>3</sup> * <sup>4</sup> Condition B
			V <sub>cc</sub> = 3 V,		1.3	4.8		* <sup>1</sup> * <sup>3</sup> * <sup>4</sup>
			f <sub>osc</sub> = 10 MHz	_	1.7	4.8		* <sup>2</sup> * <sup>3</sup> * <sup>4</sup> Condition A

					Value	S		
ltem	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Subactive mode current consump- tion	I <sub>SUB</sub>	V <sub>cc</sub>	$V_{cc} = 1.8 V,$ LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$	_	6.2	_	μA	* <sup>1*3*4</sup> Reference value
			$V_{cc} = 2.7 V,$ LCD on, 32-kHz crystal	_	4.4	_		* <sup>1</sup> * <sup>3</sup> * <sup>4</sup> Reference value
			resonator used $(\phi_{SUB} = \phi_W/8)$	_	8.0	_		* <sup>2</sup> * <sup>3</sup> * <sup>4</sup> Reference value
			V <sub>cc</sub> = 2.7 V,	_	10	40		* <sup>1</sup> * <sup>3</sup> * <sup>4</sup>
			LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$	_	28	50		*2*3*4
Subsleep mode current consump- tion	I <sub>SUBSP</sub>	V <sub>cc</sub>	$V_{cc} = 2.7 V,$ LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$	_	4.6	16	μA	*3*4
Watch mode current consump- tion	I <sub>watch</sub>	V <sub>cc</sub>	$V_{cc} = 1.8 V,$ Ta = 25°C, 32-kHz crystal resonator used, LCD not used	_	1.2	_	μA	* <sup>1</sup> * <sup>3</sup> * <sup>4</sup> Reference value
			$V_{cc} = 2.7 V,$ Ta = 25°C, 32-kHz crystal resonator used, LCD not used	_	2.0	_		* <sup>3</sup> * <sup>4</sup> Reference value
			V <sub>cc</sub> = 2.7 V, 32-kHz crystal resonator used, LCD not used	—	2.0	6.0		*3*4
Standby mode current consump-	I <sub>stby</sub>	V <sub>cc</sub>	$V_{cc} = 1.8 V,$ Ta = 25°C, 32-kHz crystal resonator not used	_	0.1	_	μA	* <sup>1</sup> * <sup>3</sup> * <sup>4</sup> Reference value
tion			$V_{cc} = 3.0 V,$ Ta = 25°C, 32-kHz crystal resonator not used	—	0.3	—		* <sup>3</sup> * <sup>4</sup> Reference value
			32-kHz crystal resonator not used	—	1.0	5.0	_	*3*4

		Values						
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
RAM data retaining voltage	$V_{_{RAM}}$	V <sub>cc</sub>		1.5	—	_	V	
Allowable I <sub>oL</sub> output low		Output pins except port 9		_	_	0.5	mA	
current (per pin)		P90 to P95	$V_{\rm cc}$ = 2.2 V to 3.6 V	—	_	10.0		
(per piri)			Other than above	—	_	8.0		
Allowable output low	output low	Output pins except port 9		_	_	20.0	mA	
current (total)		Port 9		—	_	60.0		
Allowable output high current (per pin)	—I <sub>он</sub>	All output pins		_	_	0.2	mA	
Allowable output high current (total)	$\Sigma - I_{OH}$	All output pins		_		10.0	mA	

1. Applies to the mask-ROM version.

2. Applies to the F-ZTAT version.

3. Pin states when current consumption is measured



Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I <sub>OPE1</sub> )	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Stops	System clock: crystal resonator
Active (medium- speed) mode (I <sub>OPE2</sub> )					Subclock: Pin X1 = GND
Sleep mode	V <sub>cc</sub>	Only all on-chip timers operate	V <sub>cc</sub>	Stops	
Subactive mode	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Stops	System clock:
Subsleep mode	V <sub>cc</sub>	Only all on-chip timers operate	V <sub>cc</sub>	Stops	crystal resonator Subclock:
		CPU stops			crystal resonator
Watch mode	V <sub>cc</sub>	Only clock time base operates	V <sub>cc</sub>	Stops	_
		CPU stops			
Standby mode	V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Stops	System clock: crystal resonator
					Subclock: Pin X1 = GND

Notes: 4. Except current which flows to the pull-up MOS or output buffer

5. Used when user mode or boot mode is determined after canceling a reset in the F-ZTAT version



#### **15.4.3** AC Characteristics

Table 15.9 lists the control signal timing and table 15.10 lists the serial interface timing.

#### Table 15.9Control Signal Timing

One of following conditions is applied unless otherwise specified.

Condition A (F-ZTAT version):  $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc} = 2.7 \text{ V to } 3.6 \text{ V},$   $V_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ Condition B (F-ZTAT version):  $V_{cc} = 2.2 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc} = 2.2 \text{ V to } 3.6 \text{ V},$   $V_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ Condition C (Mask ROM version):  $V_{cc} = 1.8 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc} = 1.8 \text{ V to } 3.6 \text{ V},$ 

Condition C (Mask ROM version):  $V_{cc} = 1.8$  V to 3.6 V,  $AV_{cc} = 1.8$  V to 3.6 V,  $V_{ss} = AV_{ss} = 0.0$  V

		Applicable		Values				Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
System clock oscillation frequency	f <sub>osc</sub>	OSC1, OSC2	$V_{cc} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$ in conditions A and C	2.0	—	10.0	MHz	
			Other than above in condition C and condition B	2.0	—	4.0	-	
OSC clock ( $\phi_{osc}$ ) cycle time	t <sub>osc</sub>	OSC1, OSC2	$V_{cc}$ = 2.7 V to 3.6 V in conditions A and C	100	_	500	ns	Figure 15.1
			Other than above in condition C and condition B	250	—	500	_	
System clock (ø)	t <sub>cyc</sub>			2		128	t <sub>osc</sub>	
cycle time				_	_	64	μs	
Subclock oscillation frequency	f <sub>w</sub>	X1, X2		_	32.768 or 38.4	—	kHz	
Watch clock $(\phi_w)$ cycle time	t <sub>w</sub>	X1, X2		_	30.5 or 26.0	—	μs	Figure 15.1
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>			2	_	8	t <sub>w</sub>	*
Instruction cycle time				2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	

		Applicable			Values			Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Мах	Unit	Figure
Oscillation stabilization time	t <sub>rc</sub>	OSC1, OSC2	$V_{cc}$ = 2.7 V to 3.6 V when using crystal resonator in figure 15.8	_	0.8	2.0	ms	Figure 15.8
			$V_{cc}$ = 2.2 V to 3.6 V when using crystal resonator in figure 15.8 and in conditions B and C	_	1.2	3.0		
			Other than above in condition C and when using crystal resonator in figure 15.8	_	4.0	_	_	
			$V_{cc}$ = 2.7 V to 3.6 V when using ceramic resonator in figure 15.8 and in conditions A and C		20	45	μs	_
			$V_{cc}$ = 2.2 V to 3.6 V when using ceramic resonator (1) in figure 15.8 and in conditions B and C		20	45		
			Other than above in condition C and when using ceramic resonator (1) in figure 15.8		80	—	_	
			Other than above	—	_	50	ms	
	t <sub>rc</sub>	X1, X2	$V_{\rm cc}$ = 2.7 V to 3.6 V	—	_	2.0	s	
			$V_{cc} = 2.2 \text{ V to } 3.6 \text{ V}$ and in conditions B and C		_	2.0		
			Other than above in condition C	_	4.0	_	_	
External clock high width	t <sub>CPH</sub>	OSC1	$V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$ in conditions A and C	40	_	_	ns	Figure 15.1
			Other than above in condition C and condition B	100		_		
		X1			15.26 or 13.02	_	μs	

	Applicable Values						Reference	
ltem	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
External clock low width	t <sub>CPL</sub>	OSC1	$V_{cc} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$ in conditions A and C	40	_		ns	Figure 15.1
			Other than above in condition C and condition B	100	_	_		
		X1		_	15.26 or 13.02	_	μs	_
External clock rise time	t <sub>CPr</sub>	OSC1	$V_{cc} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$ in conditions A and C	_	_	10	ns	Figure 15.1
			Other than above in condition C and condition B	_	_	25		
		X1		_	_	55.0	ns	_
External clock fall time	t <sub>CPf</sub>	OSC1	$V_{cc}$ = 2.7 V to 3.6 V in conditions A and C	_	_	10	ns	Figure 15.1
			Other than above in condition C and condition B	_	—	25	_	
		X1		_	_	55.0	ns	_
RES pin low width	t <sub>REL</sub>	RES		10	_	—	$t_{_{\mathrm{cyc}}}$	Figure 15.2
Input pin high width	t <sub>in</sub>	IRQ0, IRQ1, IRQAEC, WKP0 to WKP7,		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	Figure 15.3
		AEVL, AEVH		0.5	_	_	t <sub>osc</sub>	_
Input pin low width	t <sub>il</sub>	IRQ0, IRQ1, IRQAEC, WKP0 to WKP7,		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	Figure 15.3
		AEVL, AEVH		0.5	_	_	t <sub>osc</sub>	_

Note: \* Determined by the SA1 and SA0 bits in the system control register 2 (SYSCR2).

#### Table 15.10 Serial Interface (SCI3) Timing

One of following conditions is applied unless otherwise specified.

Condition A (F-ZTAT version):  $V_{cc} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{AV}_{cc} = 2.7 \text{ V} \text{ to } 3.6 \text{ V},$   $V_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ Condition B (F-ZTAT version):  $V_{cc} = 2.2 \text{ V} \text{ to } 3.6 \text{ V}, \text{AV}_{cc} = 2.2 \text{ V} \text{ to } 3.6 \text{ V},$ 

Condition C (Mask ROM version):  $V_{cc} = 1.8$  V to 3.6 V,  $AV_{cc} = 1.8$  V to 3.6 V,  $V_{ss} = AV_{ss} = 0.0$  V

 $V_{ss} = AV_{ss} = 0.0 V$ 

			Test	١	/alues	5		Reference
Item		Symbol	Condition	Min	Тур	Max	Unit	Figure
•	Asynchronous	t <sub>scyc</sub>		4	—	—	$\rm t_{\rm cyc}~or~t_{\rm subcyc}$	Figure 15.4
cycle	Clocked synchronous	_		6	_	_	-	
Input clock	nput clock pulse width			0.4	_	0.6	t <sub>scyc</sub>	Figure 15.4
	Fransmit data delay time clocked synchronous)			_	—	1	$\rm t_{_{cyc}}~or~t_{_{subcyc}}$	Figure 15.5
	Receive data setup time clocked synchronous)			400.0	_	_	ns	Figure 15.5
	Receive data hold time clocked synchronous)			400.0	—	—	ns	Figure 15.5



#### 15.4.4 A/D Converter Characteristics

Table 15.11 shows the A/D converter characteristics.

#### Table 15.11 A/D Converter Characteristics

One of following conditions is applied unless otherwise specified.

Condition A (F-ZTAT version):  $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc} = 2.7 \text{ V to } 3.6 \text{ V},$   $V_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ Condition B (F-ZTAT version):  $V_{cc} = 2.2 \text{ V to } 3.6 \text{ V}, \text{AV}_{cc} = 2.2 \text{ V to } 3.6 \text{ V},$  $V_{ss} = \text{AV}_{ss} = 0.0 \text{ V}$ 

Condition C (Mask ROM version):  $V_{cc} = 1.8$  V to 3.6 V,  $AV_{cc} = 1.8$  V to 3.6 V,  $V_{ss} = AV_{ss} = 0.0$  V

		Applicable	Test		Valu	les		Reference
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit	Figure
Analog power supply	$AV_{\rm cc}$	$AV_{cc}$	Condition A	2.7		3.6	V	*1
voltage			Condition B	2.2		3.6	-	
			Condition C	1.8		3.6	-	
Analog input voltage	$AV_{_{\rm IN}}$	AN0 to AN3		- 0.3	_	AV <sub>cc</sub> + 0.3	V	
Analog power supply	$AI_{OPE}$	$AV_{cc}$	$AV_{cc} = 3.0 V$	_	_	1.0	mA	
current	AI <sub>STOP1</sub>	$AV_{cc}$		_	600	_	μA	* <sup>2</sup> Reference value
	$AI_{_{STOP2}}$	$AV_{cc}$				5.0	μA	*3
Analog input capacitance	C <sub>AIN</sub>	AN0 to AN3		_	_	15.0	pF	
Allowable signal source impedance	R <sub>AIN</sub>			_	_	10.0	kΩ	
Resolution (data length)				—	—	10	bit	

		Applicable	Test		Valu	les		Reference
ltem	Symbol	Pins	Condition	Min	Тур	Max	Unit	Figure
Nonlinearity error			AV <sub>cc</sub> = 2.7 V to 3.6 V	_	_	±3.5	LSB	
			$AV_{cc} = 2.2 V$ to 3.6 V in condition B, $AV_{cc} = 2.0 V$ to 3.6 V in condition C			±5.5		
			Other than above in condition C	_	—	±7.5		*4
Quantization error				—	—	±0.5	LSB	
Absolute accuracy			AV <sub>cc</sub> = 2.7 V to 3.6 V	_	±2.0	±4.0	LSB	
			$\begin{array}{l} {\sf AV}_{\rm cc}=2.2 \ {\sf V} \\ {\sf to} \ 3.6 \ {\sf V} \ {\sf in} \\ {\sf condition} \ {\sf B}, \\ {\sf AV}_{\rm cc}=2.0 \ {\sf V} \\ {\sf to} \ 3.6 \ {\sf V} \ {\sf in} \\ {\sf condition} \ {\sf C} \end{array}$		±2.5	±6.0		
			Other than above in condition C	_	±2.5	±8.0		*4
Conversion time			AV <sub>cc</sub> = 2.7 V to 3.6 V	12.4		124	μs	
			Other than above	62	_	124		

Notes: 1. Set  $AV_{cc} = V_{cc}$  when the A/D converter is not used.

2.  $AI_{\text{STOP1}}$  is the current in active and sleep modes while the A/D converter is idle.

3. Al<sub>STOP2</sub> is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

RENESAS

4. The conversion time is 62  $\mu s.$ 

#### 15.4.5 LCD Characteristics

Table 15.12 shows the LCD characteristics.

#### Table 15.12 LCD Characteristics

One of following conditions is applied unless otherwise specified.

 $\begin{array}{ll} \mbox{Condition A (F-ZTAT version):} & V_{cc} = 2.7 \ V \ to \ 3.6 \ V, \ AV_{cc} = 2.7 \ V \ to \ 3.6 \ V, \\ & V_{ss} = AV_{ss} = 0.0 \ V \\ \mbox{Condition B (F-ZTAT version):} & V_{cc} = 2.2 \ V \ to \ 3.6 \ V, \ AV_{cc} = 2.2 \ V \ to \ 3.6 \ V, \\ & V_{ss} = AV_{ss} = 0.0 \ V \\ \mbox{Condition C (Mask ROM version):} & V_{cc} = 1.8 \ V \ to \ 3.6 \ V, \ AV_{cc} = 1.8 \ V \ to \ 3.6 \ V, \\ & V_{ss} = AV_{ss} = 0.0 \ V \\ \end{array}$ 

		Applicable			Value	s		Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
Segment driver step-down voltage	$V_{\rm DS}$	SEG1 to SEG25	$I_{D} = 2 \mu A$ V1 = 2.7 V to 3.6 V	_	_	0.6	V	*1
Common driver step-down voltage	V <sub>DC</sub>	COM1 to COM4	$I_{D} = 2 \mu A$ V1 = 2.7 V to 3.6 V	_	—	0.3	V	*1
LCD power supply split-resistance	$R_{\text{LCD}}$		Between V1 and $V_{ss}$	1.5	3.0	7.0	MΩ	
Liquid crystal display voltage	$V_{\text{LCD}}$	V1		2.2	—	3.6	V	*2

Notes: 1. The voltage step-down from power supply pins V1, V2, V3, and V<sub>ss</sub> to each segment pin or common pin.

2. When the liquid crystal display voltage is supplied from an external power supply, ensure that the following relationship is maintained:  $V_{cc} \ge V1 \ge V2 \ge V3 \ge V_{ss}$ .



#### 15.4.6 Flash Memory Characteristics

#### Table 15.13 Flash Memory Characteristics

- Condition A:  $AV_{cc} = 2.7 V \text{ to } 3.6 V, V_{ss} = AV_{ss} = 0.0 V, V_{cc} = 2.7 V \text{ to } 3.6 V (range of operating voltage when reading), <math>V_{cc} = 3.0 V \text{ to } 3.6 V$  (range of operating voltage when programming/erasing),  $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$  (range of operating temperature when programming/erasing: product with regular specifications, product with wide-range temperature specifications, bare die product)
- Condition B:  $AV_{cc} = 2.2 \text{ V}$  to 3.6 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ ,  $V_{cc} = 2.2 \text{ V}$  to 3.6 V (range of operating voltage when reading),  $V_{cc} = 3.0 \text{ V}$  to 3.6 V (range of operating voltage when programming/erasing),  $T_a = -20^{\circ}\text{C}$  to  $+50^{\circ}\text{C}$  (range of operating temperature when programming/erasing: product with regular specifications)

			Test		Values		
ltem		Symbol	Conditions	Min	Тур	Max	Unit
Programming	time* <sup>1*2*4</sup>	t <sub>P</sub>		—	7	200	ms/ 128 bytes
Erase time*1*	3 <sub>*</sub> 5	t <sub>e</sub>			100	1200	ms/ block
Reprogramm	ing count	$N_{wec}$		1000* <sup>8</sup>	10000* <sup>9</sup>	_	times
Data retain pe	eriod	t <sub>DRP</sub>		10* <sup>10</sup>	_	_	year
Programming	Wait time after SWE-bit setting* <sup>1</sup>	х		1		_	μs
	Wait time after PSU-bit setting* <sup>1</sup>	У		50		_	μs
	Wait time after	z1	$1 \le n \le 6$	28	30	32	μs
	P-bit setting*1*4	z2	$7 \le n \le 1000$	198	200	202	μs
		z3	Additional programming	8	10	12	μs
	Wait time after P-bit clear*1	α		5	_	_	μs
	Wait time after PSU-bit clear*1	β		5	—	_	μs
	Wait time after PV-bit setting* <sup>1</sup>	γ		4	—	_	μs
	Wait time after dummy write*1	ε		2		_	μs
	Wait time after PV-bit clear*1	η		2	_	—	μs
	Wait time after SWE-bit clear*1	θ		100	_		μs

# Renesas

			Test		Values		
ltem		Symbol	Conditions	Min	Тур	Max	Unit
Programming	Maximum programming count* <sup>1</sup> * <sup>4</sup> * <sup>5</sup>	N		_	_	1000	times
Erase	Wait time after SWE-bit setting* <sup>1</sup>	х		1	_	_	μs
	Wait time after ESU-bit setting* <sup>1</sup>	У		100	_	_	μs
	Wait time after E-bit setting* <sup>1</sup> * <sup>6</sup>	Z		10	—	100	ms
	Wait time after E-bit clear*1	α		10	_	_	μs
	Wait time after ESU-bit clear*1	β		10	_		μs
	Wait time after EV-bit setting* <sup>1</sup>	γ		20	_	_	μs
	Wait time after dummy write*1	ε		2	_	_	μs
	Wait time after EV-bit clear*1	η		4	—	_	μs
	Wait time after SWE-bit clear*1	θ		100		—	μs
	Maximum erase count*1*6*7	Ν				120	times

Notes: 1. Set the times according to the program/erase algorithms.

- 2. Programming time per 128 bytes (Shows the total period for which the P bit in FLMCR1 is set. It does not include the programming verification time.)
- 3. Block erase time (Shows the total period for which the E bit in FLMCR1 is set. It does not include the erase verification time.)
- 4. Maximum programming time (t<sub>P</sub> (max)) t<sub>P</sub> (max) = Wait time after P-bit setting (z) × maximum number of writes (N)
- The maximum number of writes (N) should be set according to the actual set value of z1, z2, and z3 to allow programming within the maximum programming time (t<sub>P</sub> (max)). The wait time after P-bit setting (z1 and z2) should be alternated according to the number of writes (n) as follows:

$$1 \le n \le 6$$
  $z1 = 30 \ \mu s$ 

 $7 \leq n \leq 1000 \qquad z2 = 200 \ \mu s$ 

6. Maximum erase time  $(t_{E} (max))$ 

 $t_{_{\rm E}}$  (max) = Wait time after E-bit setting (z)  $\times$  maximum erase count (N)

- 7. The maximum number of erases (N) should be set according to the actual set value of z to allow erasing within the maximum erase time ( $t_{e}$  (max)).
- 8. This minimum value guarantees all characteristics after reprogramming (the guaranteed range is from 1 to the minimum value).

RENESAS

Rev. 3.00, 06/03, page 353 of 408

- 9. Reference value when the temperature is 25°C (normally reprogramming will be performed by this count).
- 10. This is a data retain characteristic when reprogramming is performed within the specification range including this minimum value.

## **15.5** Operation Timing

Figures 15.1 to 15.5 show the operation timings.




Figure 15.1 Clock Input Timing




Figure 15.2 **RES** Low Width Timing




Figure 15.3 Input Timing




Figure 15.4 SCK3 Input Clock Timing






Figure 15.5 SCI3 Input/Output Timing in Clocked Synchronous Mode

# 15.6 Output Load Condition






Figure 15.6 Output Load Circuit

## 15.7 Resonator Equivalent Circuit









## 15.8 Usage Note

The ZTAT, F-ZTAT, and mask ROM versions satisfy the electrical characteristics shown in this manual, but actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, and so on.

When system evaluation testing is carried out using the ZTAT or F-ZTAT version, the same evaluation testing should also be conducted for the mask ROM version when changing over to that version.

Rev. 3.00, 06/03, page 356 of 408



# Appendix A Instruction Set

# A.1 Instruction List

#### **Operation Notation**

Rd8/16General register (destination) (8 or 16 bits)Rs8/16General register (source) (8 or 16 bits)Rn8/16General register (8 or 16 bits)CCRCondition-code registerNN (negative) flag in CCRZZ (zero) flag in CCRVV (overflow) flag in CCRCC (carry) flag in CCRPCProgram counterSPStack pointer#xx:3/8/16Immediate data (3, 8, or 16 bits)@aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication÷Division^<Logical AND∨Logical exclusive OR→Move-Logical complement	Symbol	Description
Rn8/16General register (8 or 16 bits )CCRCondition-code registerNN (negative) flag in CCRZZ (zero) flag in CCRVV (overflow) flag in CCRCC (carry) flag in CCRPCProgram counterSPStack pointer#xx:3/8/16Immediate data (3, 8, or 16 bits)d:8/16Displacement (8 or 16 bits)@ aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication	Rd8/16	General register (destination) (8 or 16 bits)
CCRCondition-code registerNN (negative) flag in CCRZZ (zero) flag in CCRVV (overflow) flag in CCRCC (carry) flag in CCRPCProgram counterSPStack pointer#xx:3/8/16Immediate data (3, 8, or 16 bits)d:8/16Displacement (8 or 16 bits)@aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication $\ddagger$ Division $\land$ Logical AND $\lor$ Logical exclusive OR $\rightarrow$ Move	Rs8/16	General register (source) (8 or 16 bits)
NN (negative) flag in CCRZZ (zero) flag in CCRVV (overflow) flag in CCRCC (carry) flag in CCRPCProgram counterSPStack pointer $#xx:3/8/16$ Immediate data (3, 8, or 16 bits)d:8/16Displacement (8 or 16 bits)@aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication $\div$ Division $\land$ Logical AND $\lor$ Logical exclusive OR $\rightarrow$ Move	Rn8/16	General register (8 or 16 bits )
ZZ (zero) flag in CCRVV (overflow) flag in CCRCC (carry) flag in CCRPCProgram counterSPStack pointer $\#xx:3/8/16$ Immediate data (3, 8, or 16 bits)d:8/16Displacement (8 or 16 bits)@aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	CCR	Condition-code register
VV (overflow) flag in CCRCC (carry) flag in CCRPCProgram counterSPStack pointer $\#xx:3/8/16$ Immediate data (3, 8, or 16 bits)d:8/16Displacement (8 or 16 bits)@ aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication $\div$ Division $\land$ Logical AND $\lor$ Logical exclusive OR $\rightarrow$ Move	Ν	N (negative) flag in CCR
CC (crarry) flag in CCRPCProgram counterSPStack pointer $\#xx:3/8/16$ Immediate data (3, 8, or 16 bits) $d:8/16$ Displacement (8 or 16 bits)@ aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical exclusive OR $\rightarrow$ Move	Z	Z (zero) flag in CCR
PCProgram counterSPStack pointer $#xx:3/8/16$ Immediate data (3, 8, or 16 bits) $d:8/16$ Displacement (8 or 16 bits)@ aa:8/16Absolute address (8 or 16 bits) $+$ Addition $-$ Subtraction $\times$ Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical exclusive OR $\rightarrow$ Move	V	V (overflow) flag in CCR
SPStack pointer $\#xx:3/8/16$ Immediate data (3, 8, or 16 bits) $d:8/16$ Displacement (8 or 16 bits)@ aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction×Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	С	C (carry) flag in CCR
#xx:3/8/16Immediate data (3, 8, or 16 bits)d:8/16Displacement (8 or 16 bits)@ aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction $\times$ Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	PC	Program counter
d:8/16Displacement (8 or 16 bits)@aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction $\times$ Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	SP	Stack pointer
@ aa:8/16Absolute address (8 or 16 bits)+Addition-Subtraction $\times$ Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	#xx:3/8/16	Immediate data (3, 8, or 16 bits)
+Addition-Subtraction $\times$ Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	d:8/16	Displacement (8 or 16 bits)
-       Subtraction $\times$ Multiplication $\div$ Division $\wedge$ Logical AND $\vee$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	@aa:8/16	Absolute address (8 or 16 bits)
×       Multiplication $\div$ Division $\land$ Logical AND $\lor$ Logical OR $\oplus$ Logical exclusive OR $\rightarrow$ Move	+	Addition
$\div$ Division $\land$ Logical AND $\lor$ Logical OR $⊕$ Logical exclusive OR $\rightarrow$ Move	-	Subtraction
∧     Logical AND       ∨     Logical OR       ⊕     Logical exclusive OR       →     Move	×	Multiplication
∨     Logical OR       ⊕     Logical exclusive OR       →     Move	÷	Division
⊕         Logical exclusive OR           →         Move	^	Logical AND
$\rightarrow$ Move	$\vee$	Logical OR
	$\oplus$	Logical exclusive OR
- Logical complement	$\rightarrow$	Move
	_	Logical complement

### **Condition Code Notation**

Symbol	Description
$\uparrow$	Changed according to execution result
*	Undetermined (no guaranteed value)
0	Cleared to 0
_	Not affected by execution result



states umber umber	on N N N	- 2	N	4	9 -	9		4	9 -	4	9	9		4	9 	4	2	4	- 6	9		9	4	9 
e	>	0	0	•	0	0		0	- 0	0	0	0	_	0	0	0	•	0	0	0		0	0	0
Coc	z	↔	$\leftrightarrow$	↔	↔	↔		↔	↔	↔	$\leftrightarrow$	↔		↔	↔	↔	↔	↔	↔	↔		$\leftrightarrow$	↔	$\leftrightarrow$
Condition Code	z	↔	$\leftrightarrow$	↔	↔	↔		↔	¢	↔	$\leftrightarrow$	↔		↔	$\leftrightarrow$	↔	¢	¢	¢	↔		$\leftrightarrow$	↔	$\leftrightarrow$
Cor	т		Ι	Ι	Ι	T		Ι	Ι	Ι	I			Ι	Ι	Ι	Ι	Ι		I		I	Ι	I
	-	Ι	Ι	Ι	Ι	I		Ι	Ι	Ι	Ι	I		Ι	Ι	Ι	Ι	Ι	Ι	I		I	Ι	I
Operation		#xx:8→Rd8	Rs8→Rd8	@ Rs16→ Rd8	@ (d:16, Rs16)→Rd8	@ Rs16→Rd8	Rs16+1→Rs16	@ aa:8→Rd8	@ aa:16→Rd8	Rs8→@Rd16	Rs8→@(d:16, Rd16)	Rd16-1→Rd16	Rs8→@Rd16	Rs8→@aa:8	Rs8→@aa:16	#xx:16→Rd	Rs16→Rd16	@ Rs16→Rd16	@ (d:16, Rs16)→Rd16	@ Rs16→Rd16	Rs16+2→Rs16	@aa:16→Rd16	Rs16→@Rd16	Rs16→@ (d:16, Rd16)
	Ι																							
	@ @ aa																							
rtes)	@(d:8, PC)																							
n Length (b)	@ aa:8/16							2	4					2	4							4		
des/Instructio	@-Rn/@Rn+ @aa:8/16					2						2								2				
Addressing Modes/Instruction Length (bytes)	@Rn @(d:16, Rn)				4						4								4					4
A	® Rn			2						2								2					2	
	Rn @		N														2							
	#xx:8/16	2														4								
erand Size	do	в	ш	В	в	ш		в	в	в	ш	ш		в	ш	≥	×	≥	≥	≥		≥	≥	≥
Mnemonic		MOV.B #xx:8, Rd	MOV.B Rs, Rd	MOV.B @Rs, Rd	MOV.B @(d:16, Rs), Rd	MOV.B @Rs+, Rd		MOV.B @aa:8, Rd	MOV.B @aa:16, Rd	MOV.B Rs, @Rd	MOV.B Rs, @(d:16, Rd)	MOV.B Rs, @-Rd		MOV.B Rs, @aa:8	MOV.B Rs, @aa:16	MOV.W #xx:16, Rd	MOV.W Rs, Rd	MOV.W @Rs, Rd	MOV.W @(d:16, Rs), Rd	MOV.W @Rs+, Rd		MOV.W @aa:16, Rd	MOV.W Rs, @Rd	MOV.W Rs, @(d:16, Rd)
		MOV																						

## Table A.1Instruction Set

States xecution Jumber	ot E	9		6	9		9		N	0	2	0	2	0	N	2	2	2	N	N	~
	0	1		Ι	1		Ι		↔	↔	↔	$\leftrightarrow$	↔	1	Ι	Ι	(3)	↔	↔	↔	-
ę	>	0		0	0		0		↔	ţ	¢	¢	↔	Ι		↔	×	↔	↔	↔	+
ů L	N	↔		¢	↔		$\leftrightarrow$		↔	↔	↔	(2)	(2)	Ι	Ι	↔	↔	↔	↔	(5)	6
Condition Code	z	↔		ţ	↔		$\leftrightarrow$		↔	\$	↔	↔	↔	Ι		↔	↔	↔	↔	↔	+
ပိ	Т	Ι		Ι	Ι		Ι		↔	↔	(1)	$\leftrightarrow$	$\leftrightarrow$	Ι	Ι	Ι	×	$\leftrightarrow$	Ē	↔	
	-	I		Ι	I		I			-	-	Ι		Ι		Ι	I	Ι	Ι	Ι	
Operation		Rd16-2→Rd16	Rs16→@Rd16	Rs16→@aa:16	@SP→Rd16	SP+2→SP	SP-2→SP	Rs16→@SP	Rd8+#xx:8→Rd8	Rd8+Rs8→Rd8	Rd16+Rs16→Rd16	Rd8+#xx:8+C→Rd8	Rd8+Rs8+C→Rd8	Rd16+1→Rd16	Rd16+2→Rd16	Rd8+1→Rd8	Rd8 decimal adjust→Rd8	Rd8-Rs8→Rd8	Rd16-Rs16→Rd16	Rd8-#xx:8-C→Rd8	Rd8-Rs8-C→Rd8
	Ι																				
	@ @ aa																				
ytes)	@ (d:8, PC)																				
n Length (b	@ aa:8/16			4																	
des/Instructio	@-Rn/@Rn+	5			5		2														
Addressing Modes/Instruction Length (bytes)	@ (d:16, Rn)																				
4	@ Rn																				
	Ru									2	2		N	2	N	~	~	~	~		N
	#xx:8/16								2			2								5	
erand Size	do l	≥		N	≥		Μ		в	В	Μ	В	ш	Μ	3	в	ш	ш	3	m	m
Mnemonic	-	MOV.W Rs, @-Rd		MOV.W Rs, @aa:16	POP Rd		PUSH Rs		ADD.B #xx:8, Rd	ADD.B Rs, Rd	ADD.W Rs, Rd	ADDX.B #xx:8, Rd	ADDX.B Rs, Rd	ADDS.W #1, Rd	ADDS.W #2, Rd	INC.B Rd	DAA.B Rd	SUB.B Rs, Rd	SUB.W Rs, Rd	SUBX.B #xx:8, Rd	SUBX.B Rs, Rd
		MOV			POP		<b>PUSH</b>		ADD			ADDX		ADDS		INC	DAA	SUB		SUBX	

states xecutio tates	C 2 C 2 C	- 2	2	- 2	م ا	2	1 2	1 2	† 2	- 14	14		- 2	- 2	-	- 2	- 2	- 2	- 2	ດ ↔	
ode	>	Ι	Ι	¢	*	\$	\$	¢	¢	Ι			0	0	0	0	0	0	0	↔	
Condition Code	Z	Ι	Ι	ţ	↔	\$	\$	↔	ţ	Ι	(9)		ţ	ţ	↔	ţ	¢	ţ	ţ	$\leftrightarrow$	
onditi	z	Ι	Ι	ţ	↔	\$	\$	¢	ţ	Ι	(5)		ţ	ţ	$\leftrightarrow$	ţ	ţ	ţ	ţ	↔	
ŏ	I	Ι	Ι	Ι	*	↔	↔	$\leftrightarrow$	:	Ι	Ι			Ι	Ι	Ι	Ι	Ι		1	
	-	Ι	Ι		Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι		Ι	Ι	Ι	Ι			
Operation		Rd16-1→Rd16	Rd16-2→Rd16	Rd8-1→Rd8	Rd8 decimal adjust→Rd8	0-Rd→Rd	Rd8-#xx:8	Rd8-Rs8	Rd16-Rs16	Rd8×Rs8→Rd16	Rd16 ⊹ Rs8→Rd16	(RdH: remainder, RdL: quotient)	Rd8∧#xx:8→Rd8	Rd8∧Rs8→Rd8	Rd8∨#xx:8→Rd8	Rd8∨Rs8→Rd8	Rd8 ⊕ #xx:8→Rd8	Rd8 ⊕ Rs8→Rd8	Rd→Rd		D7 D0
	@ @ aa																				
/tes)	@(d:8, PC)																				
on Length (b)	@ aa:8/16																				
des/Instructio	@-Rn/@Rn+																				
Addressing Modes/Instruction Length (bytes)	@ (d:16, Rn)																				
∢	@ Rn																				
	Rn @	2	N	2	N	2		2	2	2	N			N		2		2	2	N	
	#xx:8/16						2						2		2		2				
Size Size	do.	N	≥	В	в	В	в	в	×	в	ш	_	в	8	8	в	в	в	в	۵	
Mnemonic	ç	SUBS.W #1, Rd	SUBS.W #2, Rd	DEC.B Rd	DAS.B Rd	NEG.B Rd	CMP.B #xx:8, Rd	CMP.B Rs, Rd	CMP.W Rs, Rd	MULXU.B Rs, Rd	DIVXU.B Rs, Rd		AND.B #xx:8, Rd	AND.B Rs, Rd	OR.B #xx:8, Rd	OR.B Rs, Rd	XOR.B #xx:8, Rd	XOR.B Rs, Rd	NOT.B Rd	SHAL.B Rd	
		SUBS		DEC	DAS	NEG	CMP			MULXU	DIVXU		AND		OR		XOR		NOT	SHAL	

States										
lumber xecution States		5	N	2	2	5	~	N	~	8
	О	↔	↔	↔	↔	↔	↔	$\leftrightarrow$	1	1
Condition Code	>	0	0	0	0	0	0	0		
ion	Ν	↔	$\leftrightarrow$	↔	↔	↔	↔	$\leftrightarrow$	Ι	
ondit	z	↔	$\leftrightarrow$	0	↔	↔	$\leftrightarrow$	$\leftrightarrow$		
Ō	т							1		
	-		Ι	I	1	1	1	1	Ι	Ι
Operation							p p p		(#xx:3 of Rd8) ←1	(#xx:3 of @Rd16) ←1
	Ι									
	@ @ aa									
rtes)	@ (d:8, PC)									
n Length (b	@aa:8/16									
des/Instructio	@-Rn/@Rn+									
Addressing Modes/Instruction Length (bytes)	@(d:16, Rn)									
	@Bn									4
	R.	5	N	5	N	2	N	N	N	
	#xx:8/16									
Size Size	10	ш	۵	В	۵	۵	m	۵	m	m
Mnemonic		SHAR.B Rd	SHLL.B Rd	SHLR.B Rd	ROTXL.B.Rd	ROTXR.B Rd	ROTL.B Rd	ROTR.B Rd	BSET #xx:3, Rd	BSET #xx:3, @Rd
		SHAR	SHLL	SHLR	ROTXL	ROTXR	ROTL	ROTR	BSET	1

	Mnemonic	Size Size				Addressing M	Addressing Modes/Instruction Length (bytes)	n Length (b	lytes)		Operation		Con	Condition Code	Cod	Φ	states wecution tates
		do lo	#xx:8/16	Вл	@Rn	@(d:16, Rn)	@-Rn/@Rn+ @aa:8/16	@ aa:8/16	@ (d:8, PC)	@ @ aa		-	т	z	N	0 >	
BSET	BSET #xx:3, @aa:8	В						4			(#xx:3 of @aa:8) $\leftarrow 1$				- 		8
	BSET Rn, Rd	в		0							(Rn8 of Rd8) $\leftarrow 1$	I			' 		- 2
	BSET Rn, @Rd	m			4						(Rn8 of @Rd16) $\leftarrow 1$						8
	BSET Rn, @aa:8	в						4			(Rn8 of @aa:8) ← 1	I	· 				8
BCLR	BCLR #xx:3, Rd	ш		N							(#xx:3 of Rd8) $\leftarrow$ 0	·	· 				-
	BCLR #xx:3, @Rd	m			4						(#xx:3 of @ Rd16) ← 0	I	· 	· 			8
	BCLR #xx:3, @aa:8	в						4			(#xx:3 of @aa:8) $\leftarrow 0$	I					8
	BCLR Rn, Rd	в		0							(Rn8 of Rd8) $\leftarrow 0$	I					- 2
	BCLR Rn, @Rd	в			4						(Rn8 of @Rd16) $\leftarrow 0$	I	· 	· 	- 		- 8
	BCLR Rn, @aa:8	ш						4			(Rn8 of @aa:8) ← 0	Ì	· 		- 		8
BNOT	BNOT #xx:3, Rd	в		N							(#xx:3 of Rd8)→( <u>#xx:3 of Rd8</u> )	I					- 2
	BNOT #xx:3, @Rd	ш			4						(#xx:3 of @Rd16)	I	-				8
											$\leftarrow$ (#xx:3 of @ Rd16)						
	BNOT #xx:3, @aa:8	ш						4			(#xx:3 of @aa:8)	I					8
											$\leftarrow$ (#xx:3 of @aa:8)				_	_	_
	BNOT Rn, Rd	в		0							(Rn8 of Rd8) $\leftarrow$ (Rn8 of Rd8)	I		· 	' 		2
	BNOT Rn, @Rd	в			4						(Rn8 of @Rd16) $\leftarrow$ (Rn8 of @Rd16)	Ι	· 		' 		8
	BNOT Rn, @aa:8	в						4			(Rn8 of @aa:8) ← (Rn8 of @aa:8)	I			- 		8
BTST	BTST #xx:3, Rd	в		N							(#xx:3 of Rd8)→Z			-	- +	 	5
	BTST #xx:3, @Rd	в			4						( <u></u> #xx:3 of @ Rd16)→Z			-	+		- 6
	BTST #xx:3, @aa:8	в						4			(#xx:3 of @aa:8)→Z				+	-	- 6
	BTST Rn, Rd	ш		N							(Rn8 of Rd8)→Z	Ì	· 	1	' ↔		2

Mnemonic	berand Size			Ac	ddressing Mou	Addressing Modes/Instruction Length (bytes)	byt (byt	tes)		Operation		Conc	lition	Condition Code	0	kecution xecution tates
	0	#xx:8/16	Rn (	@ Rn	@ (d:16, Rn)	@-Rn/@Rn+	@ aa:8/16	@(d:8, PC)	@ @ aa		-	- т	z	> Z	0	
BTST Rn, @Rd	ш			4						(Rn8 of @Rd16)→Z	1		1			9
BTST Rn, @aa:8	m						4			( <u>Rn8 of @aa:8</u> )→Z	I	· 				9
BLD #xx:3, Rd	m		N							(#xx:3 of Rd8)→C	I				↔ -	2
BLD #xx:3, @Rd	ш			4						(#xx:3 of @Rd16)→C	1				↔ -	9
BLD #xx:3, @aa:8	۵						4			(#xx:3 of @aa:8)→C	1				↔ -	9
BILD #xx:3, Rd	m		~							(#xx:3 of Rd8)→C					$\leftrightarrow$	~
BILD #xx:3, @Rd	m			4						(#xx:3 of @Rd16)→C					$\leftrightarrow$	9
BILD #xx:3, @aa:8	m						4			(#xx:3 of @aa:8)→C	I	· 			↔ -	9
BST #xx:3, Rd	ш		2							C→(#xx:3 of Rd8)	1					2
BST #xx:3, @Rd	в			4						C→(#xx:3 of @Rd16)	- 					80
BST #xx:3, @aa:8	8						4			C→(#xx:3 of @aa:8)		- 	 			80
BIST #xx:3, Rd	8		2							<u>C</u> →(#xx:3 of Rd8)		' 				2
BIST #xx:3, @Rd	В			4						$\overline{C} \rightarrow (\#xx:3 \text{ of } @ \text{Rd16})$	-				-	8
BIST #xx:3, @aa:8	۵						4			<u>C</u> →(#xx:3 of @aa:8)	1	1		1		∞
BAND #xx:3, Rd	в		2							C∧(#xx:3 of Rd8)→C		-			↔ 	2
BAND #xx:3, @Rd	8			4						C∧(#xx:3 of @Rd16)→C		' 			↔ 	9
BAND #xx:3, @aa:8	8						4			C∧(#xx:3 of @aa:8)→C		' 	 		↔ -	9
BIAND #xx:3, Rd	В		2							C∧(#xx:3 of Rd8)→C	-	-			-	2
BIAND #xx:3, @Rd	ш			4						C∧(#xx:3 of @Rd16)→C		' 	1		↔ -	9
BIAND #xx:3, @aa:8	в						4			C∧(#xx:3 of @aa:8)→C		-			↔ 	9
BOR #xx:3, Rd	в		2							C∨(#xx:3 of Rd8)→C		' 	 		+	2
BOR #xx:3, @Rd	в			4						C∨(#xx:3 of @Rd16)→C		- 	1		↔ -	9
BOR #xx:3, @aa:8	В						4			C∨(#xx:3 of @aa:8)→C					+	ď

	Mnemonic	erand erand			◄	Addressing Modes/Instruction Length (bytes)	des/Instructior	d) Length (b	ytes)		Ő	Operation		Š	Condition Code	L Cot	ę	nmher	states xecution umber
		dO	#xx:8/16	Rn	@ Rn	@(d:16, Rn)	@-Rn/@Rn+	@ aa:8/16	@ (d:8, PC)	@ @ aa		Branching Condition	-	т	z	N	>	N O	ot E
BIOR	BIOR #xx:3, Rd	В		2							C∨(#xx:3 of Rd8)→C	)→C	Ι	Ι	Ι			↔	2
	BIOR #xx:3, @Rd	ш			4						C∨( <u>#xx:3 of @Rd16</u> )→C	td16)→C	Ι	Ι	1			↔	9
	BIOR #xx:3, @aa:8	в						4			C∨( <del>#xx:3 of @aa:8</del> )→C	<u>a:8</u> )→C	Ι	Ι	I			↔	9
BXOR	BXOR #xx:3, Rd	m		~							C ⊕ (#xx:3 of Rd8)→C	18)→C	Ι	Ι	I			↔	2
	BXOR #xx:3, @Rd	в			4						C ⊕ (#xx:3 of @ Rd16)→C	Rd16)→C	Ι	Ι	I			↔	9
	BXOR #xx:3, @aa:8	В						4			C ⊕ (#xx:3 of @aa:8)→C	aa:8)→C	Ι	Ι	I			↔	9
BIXOR	BIXOR #xx:3, Rd	в		2							C ⊕ ( <u>#xx:3 of Rd8</u> )→C	<u>1</u> 8)→C	Ι	Ι	I			↔	2
	BIXOR #xx:3, @Rd	в			4						C ⊕ ( <u>#xx:3 of @ Rd16</u> )→C	<u>Rd16</u> )→C	Ι	Ι	I			↔	9
	BIXOR #xx:3, @aa:8	ш						4			C ⊕ (#xx:3 of @aa:8)→C	aa:8)→C	Ι	Ι	I	1		↔	9
Bcc	BRA d:8 (BT d:8)	Ι							2		PC←PC+d:8		Ι	Ι	I		-	1	4
	BRN d:8 (BF d:8)	Ι							2		PC←PC+2		Ι	Ι	I		-	1	4
	BHI d:8	Ι							2		If condition	C∨Z=0	Ι	Ι	I		-	1	4
	BLS d:8	Ι							2		is true then	C∨Z=1	Ι	Ι	I	I		Ι	4
	BCC d:8 (BHS d:8)	Ι							2		PC ←PC+d:8	C=0	Ι	Ι	I	I		1	4
	BCS d:8 (BLO d:8)	Ι							2		else next;	C=1	Ι	Ι	I	I		Ι	4
	BNE d:8	Ι							2			Z=0	Ι	Ι	I	I		1	4
	BEQ d:8	Ι							2			Z=1	Ι	Ι	Ī	I	' 		4
	BVC d:8	Ι							2			V=0	Ι	Ι	I	1	1	1	4
	BVS d:8	Ι							2			V=1	Ι	Ι	1	1	1	1	4
	BPL d:8	Ι							2			N=0	Ι	Ι	I	1	- 	1	4
	BMI d:8	Ι							2			N=1	Ι	Ι	1		-		4
	BGE d:8	Ι							2			N ⊕ V=0	Ι	Ι	I	1	' 	1	4
	BLT d:8	Ι							2			N ⊕ V=1	Ι	Ι	I	1	' 	1	4
	BGT d:8	Ι							2			$Z_{\vee}(N \oplus V)=0$	Ι	Ι	I		-	1	4
	BLE d:8	Ι							2			$Z {\scriptstyle \lor} (N \oplus V){=} 1$	Ι	Ι	1	1		1	4

states vecution umber	of E	4	9	8	9			9			œ			8			8		10			
	0	Ι	Ι	Ι	Ι			1			Ι			1			Ι		↔			
epo	>	-	Ι								Ι						Ι		$\leftrightarrow$			
Condition Code	Ν		Ι	Ι	Ι			Ι			Ι			Ι			Ι		$\leftrightarrow$			
nditi	z		Ι								Ι			Ι			Ι		↔			
ŏ	Т	Ι	Ι	Ι	Ι			Ι			Ι			Ι			Ι		↔			
	-	Ι	Ι	Ι	Ι			Ι			Ι			Ι			Ι		↔			
Operation		PC←Rn16	PC← aa:16	PC←@aa:8	SP-2→SP	PC→@SP	PC←PC+d:8	SP-2→SP	PC→@SP	PC←Rn16	SP-2→SP	PC→@SP	PC←aa:16	SP-2→SP	PC→@SP	PC← @aa:8	PC←@SP	SP+2→SP	CCR←@SP	SP+2→SP	PC←@SP	SP+2→SP
																	2		2			
	@ @ aa			2										2								
rtes)	@(d:8, PC)				2																	
(d) Length (b)	@ aa:8/16		4								4											
des/Instruction	@-Rn/@Rn+																					
Addressing Modes/Instruction Length (bytes)	@ (d:16, Rn) @-Rn/@Rn+ @aa:8/16																					
Ac	@ Rn	2						N														
	R B																					
	#xx:8/16																					
Size Size	ю	Ι	Ι	I	Ι			I			I			Ι			Ι		Ι			
Mnemonic		JMP @Rn	JMP @aa:16	JMP @@aa:8	BSR d:8			JSR @Rn			JSR @aa:16			JSR @ @aa:8			RTS		RTE			
		AML			BSR			JSR									RTS		RTE			

Notes: (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.

(2) Retains its previous value when the result is zero; otherwise cleared to 0.

(3) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.

(4) The number of states required for execution is 4n + 9 (n = value of R4L). In the


H8/38004 Group, the number of states required for execution is 4n + 8.

(5) Set to 1 when the divisor is negative; otherwise cleared to 0.

(6) Set to 1 when the divisor is zero; otherwise cleared to 0.

# A.2 Operation Code Map

Table A.2 is an operation code map. It shows the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).





High	0	-	2	3	4	5	9	7	8	6	A	В	c	D	Ш	F
0	NOP	SLEEP	STC	DDL	овс	XORC	ANDC	LDC	AC	ADD	INC	ADDS	Ŵ	MOV	XDDX	DAA
-	SHLL SHAL	SHLR SH	OTXL BO	ROTXB TL ROTR	OR	XOR	AND	NOT NEG	าร	SUB	DEC	SUBS	ō	CMP	SUBX	DAS
N																
ю	1							MOV	2							
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	вцт	BGT	BLE
ى ا	MULXU	DIVXU			RTS	BSR	RTE				AML				JSR	
9	L J O O	FONG	0 7 0	тота				BST BIST				MOV*	*^			
7				0	BORBIOR	NOB/ NB/	BAND			MOV		EEPMOV	Ξ	Bit manipulation instructions	on instructio	sı
8								ADD	Ģ							
6								ADDX	XC							
٩								CMP	E.							
m								SUBX	3X							
ပ								OR	~							
۵								XOR	Ř							
ш								AND	٥							
ш								NOM	7							
		Nitter & The DLINT and DOD instantiations are identical in modeling the MOV instantiation		terel and -	le on le l		1011 -1	a a la a								



### Table A.2 Operation Code Map

#### A.3 Number of Execution States

The status of execution for each instruction of the H8/300L CPU and the method of calculating the number of states required for instruction execution are shown below. Table A.4 shows the number of cycles of each type occurring in each instruction, such as instruction fetch and data read/write. Table A.3 shows the number of states required for each cycle. The total number of states required for execution of an instruction can be calculated by the following expression:

Execution states =  $I \times S_{I} + J \times S_{J} + K \times S_{K} + L \times S_{L} + M \times S_{M} + N \times S_{N}$ 

**Examples:** When an instruction is fetched from the on-chip ROM, and the on-chip RAM is accessed.

BSET #0, @FF00

From table A.4:

 $I = L = 2, \quad J = K = M = N = 0$ 

From table A.3:  $S_1 = 2$ ,  $S_L = 2$ 

Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ 

When an instruction is fetched from the on-chip ROM, a branch address is read from the on-chip ROM, and the on-chip RAM is used for stack area.

Renesas

JSR @@ 30

From table A.4: I = 2, J = K = 1, L = M = N = 0

From table A.3:

$$S_{I} = S_{J} = S_{K} = 2$$

Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Rev. 3.00, 06/03, page 370 of 408

#### Table A.3 Number of States Required for Execution

Execution Status		Α	ccess Location
(Instruction Cycle)		<b>On-Chip Memory</b>	On-Chip Peripheral Module
Instruction fetch	S,	2	
Branch address read	S	-	
Stack operation	S <sub>κ</sub>	_	
Byte data access	SL	-	2 or 3*
Word data access	S <sub>м</sub>	_	
Internal operation	S <sub>N</sub>	1	

Note: \* Depends on which on-chip peripheral module is accessed. See section 2.9.1, Notes on Data Access to Empty Areas.

#### Table A.4 Number of Cycles in Each Instruction

	<b>.</b> .	Instruction Fetch	Addr. Read	•	•	Word Data Access	Operation
Instruction	Mnemonic	I	J	К	L	Μ	N
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W Rs, Rd	1					
ADDS	ADDS.W #1, Rd	1					
	ADDS.W #2, Rd	1					
ADDX	ADDX.B #xx:8, Rd	1					
	ADDX.B Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @Rd	2			1		
	BAND #xx:3, @aa:8	2			1		

Rev. 3.00, 06/03, page 371 of 408

	<b>.</b> .	Instruction Fetch	Addr. Read	-	Access	Word Data Access	Operation
	Mnemonic	1	J	К	L	Μ	N
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
Bcc	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @Rd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @Rd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @Rd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @Rd	2			1		
	BILD #xx:3, @aa:8	2			1		
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @Rd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @Rd	2			2		
	BIST #xx:3, @aa:8	2			2		
	•						

Rev. 3.00, 06/03, page 372 of 408

		Instruction Fetch	Branch Addr. Read	Stack Operation	-	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	K	L	M	N
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @Rd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @Rd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @Rd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @Rd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @Rd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @Rd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @Rd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
BST	BST #xx:3, Rd	1					
	BST #xx:3, @Rd	2			2		
	BST #xx:3, @aa:8	2			2		
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @Rd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @Rd	2			1		
	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @Rd	2			1		
	BXOR #xx:3, @aa:8	2			1		

Rev. 3.00, 06/03, page 373 of 408

Instruction	Mnomonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	•	Word Data Access M	Internal Operation N
			J	n	L	IVI	N
CMP	CMP.B #xx:8, Rd	1					
	CMP.B Rs, Rd	1					
	CMP.W Rs, Rd	1					
DAA	DAA.B Rd	1					
DAS	DAS.B Rd	1					
DEC	DEC.B Rd	1					
DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV	EEPMOV	2			2n+2*		1
INC	INC.B Rd	1					
JMP	JMP @Rn	2					
	JMP @aa:16	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @Rn	2		1			
	JSR @aa:16	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @Rs, Rd	1		1			
	MOV.B @(d:16, Rs), Rd	2		1			
	MOV.B @Rs+, Rd	1		1			2
	MOV.B @aa:8, Rd	1		1			
	MOV.B @aa:16, Rd	2		1			
	MOV.B Rs, @Rd	1			1		
	MOV.B Rs, @(d:16, Rd)	2			1		
	MOV.B Rs, @-Rd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @Rs, Rd	1				1	
	MOV.W @(d:16, Rs), Rd	2				1	
	MOV.W @Rs+, Rd	1				1	2

Rev. 3.00, 06/03, page 374 of 408

		Instruction Fetch	Branch Addr. Read	Stack Operation		Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	к	L	Μ	Ν
MOV	MOV.W @aa:16, Rd	2				1	
	MOV.W Rs, @Rd	1				1	
	MOV.W Rs, @(d:16, Rd)	2				1	
	MOV.W Rs, @-Rd	1				1	2
	MOV.W Rs, @aa:16	2				1	
MULXU	MULXU.B Rs, Rd	1					12
NEG	NEG.B Rd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
ORC	ORC #xx:8, CCR	1					
ROTL	ROTL.B Rd	1					
ROTR	ROTR.B Rd	1					
ROTXL	ROTXL.B Rd	1					
ROTXR	ROTXR.B Rd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
SHAR	SHAR.B Rd	1					
SHLL	SHLL.B Rd	1					
SHLR	SHLR.B Rd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUBS	SUBS.W #1, Rd	1					
	SUBS.W #2, Rd	1					
POP	POP Rd	1		1			2
PUSH	PUSH Rs	1		1			2
SUBX	SUBX.B #xx:8, Rd	1					
	SUBX.B Rs, Rd	1					

		Instruction	Branch	Stack	Byte Data	Word Data	Internal
		Fetch	Addr. Read	Operation	Access	Access	Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
XORC	XORC #xx:8, CCR	1					

Note: n: Specified value in R4L. The source and destination operands are accessed n+1 times respectively.



## Appendix B I/O Port Block Diagrams







Figure B.1 (a) Port 3 Block Diagram (Pins P37 and P36)










Figure B.1 (c) Port 3 Block Diagram (Pins P34 and P33)




Figure B.1 (d) Port 3 Block Diagram (Pins P32 and P31)

## **B.2** Port 4 Block Diagrams




Figure B.2 (a) Port 4 Block Diagram (Pin P43)

RENESAS

Rev. 3.00, 06/03, page 379 of 408




Figure B.2 (b) Port 4 Block Diagram (Pin P42)






Figure B.2 (c) Port 4 Block Diagram (Pin P41)






Figure B.2 (d) Port 4 Block Diagram (Pin P40)






Figure B.3 Port 5 Block Diagram









Figure B.4 Port 6 Block Diagram













#### **B.7** Port 9 Block Diagrams




Figure B.7 (a) Port 9 Block Diagram (Pins P91 and P90)






Figure B.7 (b) Port 9 Block Diagram (Pins P95 to P92)

#### **B.8** Port A Block Diagram




Figure B.8 Port A Block Diagram

Rev. 3.00, 06/03, page 387 of 408




Figure B.9 Port B Block Diagram



# Appendix C Port States in Each Operating State

#### Table C.1 Port States

Port	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
P37 to P31	High impedance	Retained	Retained	High impedance*	Retained	Functioning	Functioning
P43 to P40	High impedance	Retained	Retained	High impedance	Retained	Functioning	Functioning
P57 to P50	High impedance	Retained	Retained	High impedance*	Retained	Functioning	Functioning
P67 to P60	High impedance	Retained	Retained	High impedance*	Retained	Functioning	Functioning
P77 to P70	High impedance	Retained	Retained	High impedance	Retained	Functioning	Functioning
P80	High impedance	Retained	Retained	High impedance	Retained	Functioning	Functioning
P95 to P90	High impedance	Retained	Retained	High impedance	Retained	Functioning	Functioning
PA3 to PA0	High impedance	Retained	Retained	High impedance	Retained	Functioning	Functioning
PB3 to PB0	High impedance	0	High impedance	High impedance	High impedance	High impedance	High impedance

Note: \* High level output when the pull-up MOS is in on state.

# Appendix D Product Code Lineup

#### Table D.1 Product Code Lineup of H8/3802 Group

Product T	уре		Product Code	Model Marking	Package (Package Code)
H8/3802	PROM	Regular	HD6473802H	HD6473802H	64-pin QFP (FP-64A)
	version	product	HD6473802FP	HD6473802FP	64-pin LQFP (FP-64E)
			HD6473802P	HD6473802P	64-pin DILP (DP-64S)
		Product with	HD6473802D	HD6473802H	64-pin QFP (FP-64A)
		wide-range temperature	HD6473802FPI	HD6473802FP	64-pin LQFP (FP-64E)
		specifications	HD6473802Q	HD6473802P	64-pin DILP (DP-64S)
	Mask ROM		HD6433802H	HD6433802 (***) H	64-pin QFP (FP-64A)
	version	product	HD6433802FP	HD6433802 (***) FP	64-pin LQFP (FP-64E)
			HD6433802P	HD6433802 (***) P	64-pin DILP (DP-64S)
			HCD6433802		Die
		Product with	HD6433802D	HD6433802 (***) H	64-pin QFP (FP-64A)
		wide-range temperature	HD6433802FPI	HD6433802 (***) FP	64-pin LQFP (FP-64E)
		specifications	HD6433802Q	HD6433802 (***) P	64-pin DILP (DP-64S)
H8/3801	Mask ROM	-	HD6433801H	HD6433801 (***) H	64-pin QFP (FP-64A)
H8/3801 Mask RON version		product	HD6433801FP	HD6433801 (***) FP	64-pin LQFP (FP-64E)
			HD6433801P	HD6433801 (***) P	64-pin DILP (DP-64S)
			HCD6433801	_	Die
		Product with	HD6433801D	HD6433801 (***) H	64-pin QFP (FP-64A)
		wide-range temperature	HD6433801FPI	HD6433801 (***) FP	64-pin LQFP (FP-64E)
		specifications	HD6433801Q	HD6433801 (***) P	64-pin DILP (DP-64S)
H8/3800	Mask ROM	Regular	HD6433800H	HD6433800 (***) H	64-pin QFP (FP-64A)
	version	product	HD6433800FP	HD6433800 (***) FP	64-pin LQFP (FP-64E)
			HD6433800P	HD6433800 (***) P	64-pin DILP (DP-64S)
			HCD6433800	_	Die
		Product with	HD6433800D	HD6433800 (***) H	64-pin QFP (FP-64A)
		wide-range	HD6433800FPI	HD6433800 (***) FP	64-pin LQFP (FP-64E)
		temperature specifications	HD6433800Q	HD6433800 (***) P	64-pin DILP (DP-64S)
Legend		•		. ,	. ,

Legend

(\*\*\*): ROM code

Product T	уре		Product Code	Model Marking	Package (Package Code)
H8/38004	Flash	Regular	HD64F38004H10	64F38004H10	64-pin QFP (FP-64A)
	memory version	product (2.7 V)	HD64F38004FP10	F38004FP10	64-pin LQFP (FP-64E)
	VEISION	(2.7 V)	HCD64F38004		Die
		Regular	HD64F38004H4	64F38004H4	64-pin QFP (FP-64A)
		product (2.2 V)	HD64F38004FP4	F38004FP4	64-pin LQFP (FP-64E)
		(2.2 V)	HCD64F38004C4		Die
		Product with	HD64F38004H10W	64F38004H10	64-pin QFP (FP-64A)
		wide-range temperature specifications (2.7 V)	HD64F38004FP10W	F38004FP10	64-pin LQFP (FP-64E)
	Mask ROM	-	HD64338004H	HD64338004H	64-pin QFP (FP-64A)
	version	product	HD64338004FP	38004 (***) FP	64-pin LQFP (FP-64E)
			HCD64338004		Die
		Product with	HD64338004HW	HD64338004H	64-pin QFP (FP-64A)
		wide-range temperature specifications	HD64338004FPW	38004 (***) FP	64-pin LQFP (FP-64E)
H8/38003	Mask ROM	-	HD64338003H	HD64338003H	64-pin QFP (FP-64A)
	version	product Product with wide-range temperature specifications	HD64338003FP	38003 (***) FP	64-pin LQFP (FP-64E)
			HCD64338003		Die
			HD64338003HW	HD64338003H	64-pin QFP (FP-64A)
			HD64338003FPW	38003 (***) FP	64-pin LQFP (FP-64E)
H8/38002	Flash	Regular	HD64F38002H10	64F38002H10	64-pin QFP (FP-64A)
	memory version	product (2.7 V)	HD64F38002FP10	F38002FP10	64-pin LQFP (FP-64E)
	VOIDIOIT	(2.7 4)	HCD64F38002		Die
		Regular	HD64F38002H4	64F38002H4	64-pin QFP (FP-64A)
		product (2.2 V)	HD64F38002FP4	F38002FP4	64-pin LQFP (FP-64E)
		( v)	HCD64F38002C4		Die
		Product with	HD64F38002H10W	64F38002H10	64-pin QFP (FP-64A)
		wide-range temperature specifications (2.7 V)	HD64F38002FP10W	F38002FP10	64-pin LQFP (FP-64E)

#### Table D.2 Product Code Lineup of H8/38004 Group

### RENESAS

Rev. 3.00, 06/03, page 391 of 408

Product T	ype		Product Code	Model Marking	Package (Package Code)
H8/38002	Mask ROM		HD64338002H	HD64338002H	64-pin QFP (FP-64A)
	version	product	HD64338002FP	38002 (***) FP	64-pin LQFP (FP-64E)
			HCD64338002		Die
		Product with	HD64338002HW	HD64338002H	64-pin QFP (FP-64A)
		wide-range temperature specifications	HD64338002FPW	38002 (***) FP	64-pin LQFP (FP-64E)
H8/38001	Mask ROM		HD64338001H	HD64338001H	64-pin QFP (FP-64A)
	version	product	HD64338001FP	38001 (***) FP	64-pin LQFP (FP-64E)
			HCD64338001		Die
		Product with	HD64338001HW	HD64338001H	64-pin QFP (FP-64A)
		wide-range temperature specifications	HD64338001FPW	38001 (***) FP	64-pin LQFP (FP-64E)
H8/38000	Mask ROM		HD64338000H	HD64338000H	64-pin QFP (FP-64A)
	version	product	HD64338000FP	38000 (***) FP	64-pin LQFP (FP-64E)
			HCD64338000	—	Die
		Product with	HD64338000HW	HD64338000H	64-pin QFP (FP-64A)
		wide-range temperature specifications	HD64338000FPW	38000 (***) FP	64-pin LQFP (FP-64E)

Legend

(\*\*\*): ROM code



# Appendix E Package Dimensions

The package dimensions that are shows in the Renesas Semiconductor Packages Data Book have priority.




Figure E.1 Package Dimensions (FP-64A)






Figure E.2 Package Dimensions (FP-64E)






Figure E.3 Package Dimensions (DP-64S)



## Appendix F Chip Form Specifications




Figure F.1 Cross-Sectional View of Chip (HCD6433802, HCD6433801, and HCD6433800)




Figure F.2 Cross-Sectional View of Chip (HCD64338004, HCD64338003, HCD64338002, HCD64338001, and HCD64338000)




Figure F.3 Cross-Sectional View of Chip (HCD64F38004 and HCD64F38002)



## Appendix G Bonding Pad Form




Figure G.1 Bonding Pad Form (HCD6433802, HCD6433801, HCD6433800, HCD64338004, HCD64338003, HCD64338002, HCD64338001, HCD64338000, HCD64F38004, and HCD64F38002)



Appendix H Chip Tray Specifications




Figure H.1 Chip Tray Specifications (HCD6433802, HCD6433801, and HCD6433800)




Figure H.2 Chip Tray Specifications (HCD64338004, HCD64338003, HCD64338002, HCD64338001, and HCD64338000)




Figure H.3 Chip Tray Specifications (HCD64F38004 and HCD64F38002)

Rev. 3.00, 06/03, page 402 of 408



# Main Revisions and Additions in this Edition

Item	Page	Revisions (See M	lanual for	Details)		
All sections	All	Product lineup of H8/38004 Group added.				
Preface	V	Notes on on-chip emulator added.				
Section 1 Overview	1, 4	On-chip memory and block diagram added.				
		Product Class	ification	Model	ROM	RAM
		Flash memory	H8/38004	HD64F38004	32 kbytes	1 kbyte
		version (F-ZTAT <sup>™</sup> version)	H8/38002	HD64F38002	16 kbytes	1 kbyte
		Mask ROM version	H8/3802	HD6433802	16 kbytes	1 kbyte
			H8/38004	HD64338004	32 kbytes	1 kbyte
			H8/38003	HD64338003	24 kbytes	1 kbyte
			H8/38002	HD64338002	16 kbytes	1 kbyte
			H8/38001	HD64338001	12 kbytes	512 bytes
7 to 9		H8/38000	HD64338000	8 kbytes	512 bytes	
	7 to 9	Pad arrangement HCD6433801, and			433802,	
	10 to 12	Pad arrangement and coordinate of HCD64338004, HCD64338003, HCD64338002, HCD64338001, and HCD64338000 added.				
	13 to 15	Pad arrangement and coordinate of HCD64F38004 and HCD64F38002 added.				
1.4 Pin Functions	16 to 18	Pad no. added.				
Section 2 CPU	23 to 27	Memory maps of	H8/38004 (	Group added.		
2.2 Address Space and Memory Map						
Figures 2.1 (1) to 2.1 (5)						
3.4 Interrupt Exception	74	First to third lines	amended.			
Handling		This interrupt is de				
3.4.1 External Interrupts IRQAEC Interrupt		falling edge sensi AIEGS1 and AIEC	•	•	tings of bit	S

Item	Page	Revisions (See Manual for Details)
Section 4 Clock Pulse Generators	88	Added.
4.1.1 Connecting Crystal Resonator		
Figure 4.13 Negative Resistor Measurement and Proposed Changes in Circuit		
Section 5 Power-Down Modes	97	Bit 2 in CKSTPR2 amended.
5.1.3 Clock Halt Registers		Initial Bit Bit Name Value R/W Description
1 and 2 (CKSTPR1 and CKSTPR2)		2 WDCKSTP 1 R/W* <sup>4</sup> Watchdog Timer Module Standby
		Watchdog timer enters standby mode when this bit is cleared to 0
Section 6 ROM	121 to	Description of flash memory and register added.
6.5 Overview of Flash Memory	124	
8.1.5 Port Mode Register 2 (PMR2)	158	Description of bit 2 amended.
2 (1 10112)		Initial Bit Bit Name Value R/W Description
		2 WDCKS 0 R/W Watchdog Timer Source Clock Select
		This bit selects input clocks of the watchdog timer.
		0:
		1:
		Note: This bit is reserved and only 0 can be written in the H8/3802 Group.
8.7.2 Port Mode Register	178	Note added in description of bit 3.
9 (PMR9)	170	Note: This is a readable/writable reserved bit in the H8/38004 Group.
Section 9 Timers	186	Description of watchdog timer added.
9.1 Overview		
Table 9.1 Timer Functions		



Item	Page	Revisions	(See Man	ual for D	etails)		
9.5 Watchdog Timer	222 to 225	Added.					
Section 12 A/D Converter	283	Table amen	ded.				
12.4.2 Operating States of A/D Converter		Operating Mode	Watch	Sub- active	Sub- sleep	Standby	Module / Standby
Table 12.2 Operating States of A/D Converter		ADSR	Retained	Retained	Retained	Retained	d Retained
12.6 A/D Conversion Accuracy Definitions	287, 288	Added.					
Section 13 LCD	305	First and se	cond lines	s amende	d.		
Controller/Driver 13.4.4 Boosting LCD Drive Power Supply		(Corrected)	insufficie	ent for the	power sup LCD pane edance mu	l drive a	bility, the
Section 14 List of Registers	307 to 316	Added.					
Section 15 Electrical Characteristics	317	Input voltag added.	e value ar	mended a	nd port 9 p	oin volta	ge (V <sub>P9</sub> )
15.1 Absolute Maximum Ratings of H8/3802 Group							
15.3 Absolute Maximum Ratings of H8/38004 Group	333 to 354	Added.					
15.4 Electrical Characteristics of H8/38004 Group							
15.7 Resonator Equivalent Circuit	356	Frequency i	n parame	ter amen	ded.		
Figure 15.7 Resonator Equivalent Circuit			OSC1 🔸			SC2	
		Crystal Resonat			eramic Resonato	r Parameter	
		Frequency (MH: Rs (max)	z) 4 4.193 100 Ω 100 Ω	+	Re (max)		4         10           6.8 Ω         4.6 Ω
		Co (max)	16 pF 16 pF		Rs (max) Co (max)		6.72 pF 32.31 pF
Figure 15.8 Resonator Equivalent Circuit	356	Added.					
Appendix D Product Code Lineup	391, 392	Product coc	le lineup c	of H8/380	04 Group a	added.	

Item	Page	Revisions (See Manual for Details)
Appendix F Chip Form Specifications	396 to 401	Added.
Appendix G Bonding Pad Form		
Appendix H Chip Tray Specifications		



# Index

10-Bit PWM27	'3
A/D Converter	9
Clock pulse generators	31
Prescaler S	36
Prescaler W	36
Subclock Generator	34
System Clock Generator	32
Exception handling	55
Reset Exception Handling7	13
Stack Status7	'6
Flash memory	21
Auto-erase mode	4
Auto-program mode14	2
Boot mode12	28
Boot program12	
Erase/erase-verify	
Erasing units	23
Error protection13	37
Hardware protection13	57
Memory read mode 14	0
On-board programming modes	
Power-down state14	9
Program/program-verify13	52
Programmer mode13	8
Programming units12	23
Socket adapter13	88
Software protection	37
Status polling14	
Status read mode14	6
Interrupt	
Internal interrunts	7/1

Internal interrupts	74
Interrupt response time	76
IRQ interrupts	73
WKP interrupts	73
Interrupt mask bit (I)	30

LCD controller/driver	
LCD display	
LCD RAM	

Package	2
Pin arrangement	5
Power-down modes	93
Module standby function	
Sleep mode	
Standby mode	
Subactive mode	
Subsleep mode	

#### Register

egister	
ADRR	281, 309, 312, 315
ADSR	282, 309, 312, 315
AEGSR	211, 308, 311, 314
AMR	282, 309, 312, 315
	236, 308, 311, 314
	97, 310, 313, 316
CKSTPR2	97, 310, 313, 316
EBR	126, 308, 311, 314
ECCR	212, 308, 311, 314
ECCSR	213, 308, 311, 314
ECPWCR	209, 308, 311, 314
ECPWDR	210, 308, 311, 314
FENR	127, 308, 311, 314
FLMCR1	124, 308, 311, 314
FLMCR2	126, 308, 311, 314
	127, 308, 311, 314
IEGR	67, 310, 313, 316
	68, 310, 313, 316
IRR	70, 310, 313, 316
IWPR	72, 310, 313, 316
	296, 309, 312, 315
LCR2	297, 309, 312, 315
LPCR	294, 309, 312, 314
OCR	193, 309, 311, 314
PCR3	156, 310, 312, 315
	162, 310, 312, 315



Rev. 3.00, 06/03, page 407 of 408

PCR5	. 166, 310, 312, 315
PCR6	. 170, 310, 312, 315
PCR7	. 174, 310, 312, 315
PCR8	. 176, 310, 312, 315
PCRA	. 180, 310, 313, 315
PDR3	. 155, 309, 312, 315
PDR4	. 161, 309, 312, 315
PDR5	. 166, 309, 312, 315
PDR6	. 170, 309, 312, 315
PDR7	. 173, 309, 312, 315
PDR8	. 176, 309, 312, 315
PDR9	. 177, 309, 312, 315
PDRA	. 179, 309, 312, 315
PDRB	. 182, 309, 312, 315
PMR2	. 158, 309, 312, 315
PMR3	. 157, 309, 312, 315
PMR5	. 167, 309, 312, 315
PMR9	. 178, 310, 312, 315
PMRB	. 182, 310, 313, 315
PUCR3	. 156, 310, 312, 315
PUCR5	. 167, 310, 312, 315
PUCR6	. 171, 310, 312, 315
PWCR	. 274, 309, 312, 315
PWDR	. 275, 309, 312, 315
RDR	. 229, 308, 311, 314
RSR	
SCR3	
SMR	. 230, 308, 311, 314
SPCR	. 162, 308, 311, 314
SSR	. 234, 308, 311, 314
SYSCR1	94, 310, 313, 316

SYSCR2	
TCA	189, 308, 311, 314
TCR	194, 309, 311, 314
TCSR	195, 309, 311, 314
TCSRW	222, 309, 311, 314
TCW	224, 309, 311, 314
TDR	230, 308, 311, 314
	188, 308, 311, 314
TSR	
WEGR	
Serial communication	n interface 3 (SCI3) 227
Asynchronous mod	le242
Bit rate	
Break	
Clocked synchrono	ous mode254
Framing error	
Mark state	
Multiprocessor cor	nmunication function
Overrun error	
Parity error	
Timer A	
Timer F	
16-bit timer mode.	
8-bit timer mode	
Vector address	66
Watchdog timer	

Renesas

## H8/3802, H8/38004 Group Hardware Manual

Publication Date:	1st Edition, November, 1999
	Rev.3.00, Jun 02, 2003
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Technical Documentation & Information Department
	Renesas Kodaira Semiconductor Co., Ltd.

## H8/3802, H8/38004 Group



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan REJ09B0024-0300Z (ADE-602-203B)