

32M-Bit (4Mx8 /2Mx16) CMOS MASK ROM

FEATURES

- Switchable organization
4,194,304x8(byte mode)
2,097,152x16(word mode)
- Fast access time
Random Access Time
3.3V/3.0V Operation : 100ns(Max.)
2.5V Operation : 150ns(Max.)
- Supply voltage
KM23V32000D(E)TY : single +3.0V/ single +3.3V
KM23S32000D(E)TY : single +2.5V
- Current consumption
Operating : 40mA(Max.)
Standby : 30μA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package
-. KM23V(S)32000D(E)TY : 48-TSOP1-1218

GENERAL DESCRIPTION

The KM23V32000D(E)TY and KM23S32000D(E)TY are fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 4,194,304 x8 bit(byte mode) or as 2,097,152x16 bit(word mode) depending on BHE voltage level.(See mode selection table)


This device operates with low power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of microprocessor, and data memory, character generator.

The KM23V32000D(E)TY and KM23S32000D(E)TY are packaged in a 48-TSOP1.

FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A0 - A20	Address Inputs
Q0 - Q14	Data Outputs
Q15 /A-1	Output 15(Word mode)/ LSB Address(Byte mode)
BHE	Word/Byte selection
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
Vcc	Power
Vss	Ground

CMOS MASK ROM

Product	Operating Temp Range	Vcc Range (Typical)	Speed (ns)
KM23V32000DTY	0°C ~ 70°C	3.3V/3.0V	100
KM23S32000DTY		2.5V	150
KM23V32000DETY	-20°C ~ 85°C	3.3V/3.0V	100
KM23S32000DETY		2.5V	150

[illegible]

Item	Symbol	Rating	Unit	Remark
Voltage on Any Pin Relative to	V _{IN}	-0.3 to +4.5	V	-
Temperature Under Bias	T _{BIAS}	-10 to +85	°C	-
Storage Temperature	T _{STG}	-55 to +150	°C	-
Operating Temperature	T _A	0 to +70	°C	KM23V32000DTY KM23S32000DTY
		-20 to +85	°C	KM23V32000DETY KM23S32000DETY



RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS})

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	2.7/3.0	3.0/3.3	3.3/3.6	V
		2.3	2.5	2.7	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol		Test Conditions		Min	Max	Unit
Operating Current	I _{CC}		$\overline{CE}=\overline{OE}=V_{IL}$, all outputs open	V _{CC} =3.3V±0.3V	-	40	mA
				V _{CC} =3.0V±0.3V	-	35	mA
				V _{CC} =2.5V±0.2V	-	30	mA
Standby Current(TTL)	I _{SB1}	KM23V32000D(E)TY	$\overline{CE}=V_{IH}$, all outputs open	-	500	μA	
		KM23S32000D(E)TY		-	100	μA	
Standby Current(CMOS)	I _{SB2}	KM23V32000D(E)TY	$\overline{CE}=V_{CC}$, all outputs open	-	30	μA	
		KM23S32000D(E)TY		-	5	μA	
Input Leakage Current	I _{LI}		V _{IN} =0 to V _{CC}	-	10	μA	
Output Leakage Current	I _{LO}		V _{OUT} =0 to V _{CC}	-	10	μA	
Input High Voltage, All Inputs	V _{IH}			2.0	V _{CC} +0.3	V	
Input Low Voltage, All Inputs	V _{IL}	KM23V32000D(E)TY		-0.3	0.6	V	
		KM23S32000D(E)TY		-0.3	0.4	V	
Output High Voltage Level	V _{OH}	KM23V32000D(E)TY	I _{OH} =-400μA	2.4	-	V	
		KM23S32000D(E)TY	I _{OH} =-400μA	2.0	-	V	
Output Low Voltage Level	V _{OL}		I _{OL} =2.1mA	-	0.4	V	

NOTE : Minimum DC Voltage(V_{IL}) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.

Maximum DC voltage on input pins(V_{IH}) is V_{CC}+0.3V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.

MODE SELECTION

$\overline{CE}$	$\overline{OE}$	BHE	Q _{15/A-1}	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q ₀ ~Q ₁₅ : Dout	Active
		L	Input	Operating	Q ₀ ~Q ₇ : Dout Q ₈ ~Q ₁₄ : Hi-Z	Active

CAPACITANCE(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	-	12	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	12	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

KM23V32000D(E)TY/KM23S32000D(E)TY

CMOS MASK ROM

AC CHARACTERISTICS(V_{CC}=3.3V/3.0V±0.3V, V_{CC}=2.5V±0.2V, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.45V to 2.4V(at V _{CC} =3.3V/3.0V)
	0.4V to 2.2V (at V _{CC} =2.5V)
Input Rise and Fall Times	10ns
Input and Output timing Levels	1.5V (at V _{CC} =3.3V/3.0V)
	1.1V (at V _{CC} =2.5V)
Output Loads	1 TTL Gate and C _L =100pF

READ CYCLE

Item	Symbol	V _{CC} =3.3V/3.0V±0.3V		V _{CC} =2.5V±0.2V		Unit
		Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		150		ns
Chip Enable Access Time	t _{ACE}		100		150	ns
Address Access Time	t _{AA}		100		150	ns
Output Enable Access Time	t _{OE}		50		70	ns
Output or Chip Disable to Output High-Z	t _{DF}		20		30	ns
Output Hold from Address Change	t _{OH}	0		0		ns

TIMING DIAGRAM

READ



NOTES :
*1. Byte Mode only. A₋₁ is Least Significant Bit Address.(BHE = V_{IL})
*2. Word Mode only.(BHE = V_{IH})
*3. t_{DF} is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V_{OH} or V_{OL} level.

PACKAGE DIMENSIONS

(Unit : mm/inch)

