
Document Title

1Mx4 Bit High Speed Static RAM(3.3V Operating).
Operated at Commercial and Industrial Temperature Ranges.

Revision History

RevNo.	<u>History</u>								Draft Data	<u>Remark</u>
Rev. 0.0	Initial rele	ase with F	Preliminary						Feb. 12. 1999	Preliminary
Rev. 1.0	1.1 Removed Low power Version.1.2 Removed Data Retention Characteristics.1.3 Changed IsB1 to 20mA								Mar. 29. 1999	Preliminary
Rev. 2.0	Relax D.C	paramet	ers.						Aug. 19. 1999	Preliminary
		Item		Pr	evious	Cu	rrent			
			12ns	1:	50mA	19	0mA			
	Icc		15ns		45mA		5mA			
			20ns	14	40mA	18	0mA			
Rev. 3.0	3.1 Delete		ary rameters a	nd 10ns p	art.				Mar. 27. 2000	Final
			Previous			Current				
		Icc	İsb	lsb1	Icc	İsb	lsb1			
	10ns	-			150mA					
	12ns	190mA	70mA	20mA	140mA	60mA	10mA			
	15ns	185mA	. 51117		130mA	33.117	. 51117			
	20ns	180mA			120mA]		

Rev. 4.0 Add Low Power-Ver. Apr. 24. 2000 Final





1M x 4 Bit (with OE)High-Speed CMOS Static RAM

FEATURES

• Fast Access Time 10,12,15,20ns(Max.)

• Low Power Dissipation

Standby (TTL) : 60mA(Max.) (CMOS) : 10mA(Max.)

1.2mA(Max.) L-Ver. only

Operating KM64V4002C/CL-10:150mA(Max.) KM64V4002C/CL-12:140mA(Max.) KM64V4002C/CL-15:130mA(Max.)

KM64V4002C/CL-15: 130mA(Max.) KM64V4002C/CL-20: 120mA(Max.)


- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- · Three State Outputs
- 2V Minimum Data Retention ; L-Ver. only
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

KM64V4002CJ: 32-SOJ-400

ORDERING INFORMATION

KM64V4002C/CL-10/12/15/20	Commercial Temp.
KM64V4002CI/CLI-10/12/15/20	Industrial Temp.


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM64V4002C is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits. The KM64V4002C uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64V4002C is packaged in a 400 mil 32-pin plastic SOJ.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A19	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS*

Param	Parameter		Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Rela	ge on Vcc Supply Relative to Vss		-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.0	-	Vcc+0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

^{*} The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Condition	ns		Min	Max	Unit
Input Leakage Current	ILI	Vin=Vss to Vcc	-2	2	μΑ		
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc	-2	2	μА		
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	150	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		12ns	-	140	
				15ns	-	130	
				20ns	-	120	
			Ind.	10ns	-	165	
				12ns	-	155	
				15ns	-	145	
				20ns	-	135	
Standby Current	Isb	Min. Cycle, CS=Vін			-	60	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V,	Normal		-	10	
		VIN≥Vcc-0.2V or VIN≤0.2V	L-1	ver.	-	1.2	
Output Low Voltage Level	Vol	IoL=8mA				0.4	V
Output High Voltage Level	Vон	IOH=-4mA			2.4	-	V

 $^{^{\}star}$ The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} V_IL(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA.

^{***} $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$.

AC CHARACTERISTICS (TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Dout $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ $30pF^*$

Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE*

Danamatan.	Councile al	KM64V4	002C-10	KM64V4	002C-12	KM64V4002C-15		KM64V4002C-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	10	-	12	-	15	-	20	-	ns
Address Access Time	taa	-	10	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	-	20	ns

^{*} The above parameters are also guaranteed at industrial temperature range.



^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

Danamatan	Council of	KM64V4	002C-10	KM64V4	002C-12	KM64V4	002C-15	KM64V4002C-20		I I m ! t
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of	taw	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = VIL, \overline{WE} = VIH)$



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)


- 1. $\overline{\text{WE}}$ is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and tOHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- $5.\ Transition\ is\ measured\ \pm 200 mV\ from\ \underline{ste} ady\ state\ voltage\ with\ Load(B).\ This\ parameter\ is\ sampled\ and\ not\ 100\%\ \ tested.$
- 6. Device is continuously selected with $\overline{\text{CS}}=\text{V}_{\text{IL}}$
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Douт	Icc
L	L	Х	Write	Din	Icc

^{*} X means Don't Care.

DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	Vdr	CS ≥Vcc - 0.2V	2.0	-	3.6	V
Data Retention Current	IDR	Vcc=3.0V, CS ≥Vcc - 0.2V VIN ≥ Vcc - 0.2V or VIN≤0.2V	-	-	1.0	mA
		Vcc=2.0V, CS ≥Vcc - 0.2V VIN≥Vcc - 0.2V or VIN≤0.2V	-	-	0.7	
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

^{*} The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM

Vcc 3.0V Vih VDR CS GND Data Retention Mode TRDR Data Retention Mode TRDR T



PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

