**PRODUCT SPECIFICATION** 



**Integrated Circuits Group** 

# **LH28F160S3HNS-TR** Flash Memory 16M (2Mb x 8 / 1Mb x 16)

(Model Number: LHF16KTR)

Spec. Issue Date: November 1, 2004 Spec No: EL16Y005

	SPEC. No. EL16Y005
o;	<u>ISSUE:</u> Nov. 1, 2004
<i>.</i>	
3 6	ECIFICATIONS
Product Tupo	16Mbit Elech Momory
Product Type	16Mbit Flash Memory
LH	28F160S3HNS-TR
Model No.	(LHF16KTR)
CUSTOMERS ACCEPTANC	CE
DATE:	
BY:	PRESENTED
	BY: 11. Hosta
	Y. HOTTA Dept. General Manager
	REVIEWED BY: PREPARED BY:
	A. Jahala H. Autota
	Product Development Dept. I
	System-Flash Division Integrated Circuits Group
	SHARP CORPORATION

### LHF16KTR



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- •When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - •Office electronics
    - •Instrumentation and measuring equipment
    - Machine tools
    - •Audiovisual equipment
    - •Home appliance
    - •Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - •Mainframe computers
    - Traffic control systems
    - •Gas leak detectors and automatic cutoff devices
    - •Rescue and security equipment
    - •Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - •Aerospace equipment
    - •Communications equipment for trunk lines
    - •Control equipment for the nuclear power industry
    - •Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

### CONTENTS

#### PAGE

1 INTRODUCTION	
	3
2 PRINCIPLES OF OPERATION	6
2.1 Data Protection	7
3 BUS OPERATION	7
3.1 Read	7
3.2 Output Disable	7
3.3 Standby	7
3.4 Deep Power-Down	7
3.5 Read Identifier Codes Operation	8
3.6 Query Operation	8
3.7 Write	8
	0
4 COMMAND DEFINITIONS	
4.1 Read Array Command	
4.2 Read Identifier Codes Command	
4.3 Read Status Register Command	
4.4 Clear Status Register Command	
4.5 Query Command	
4.5.1 Block Status Register	
4.5.2 CFI Query Identification String	
4.5.3 System Interface Information	
4.5.4 Device Geometry Definition	
4.5.5 SCS OEM Specific Extended Query Table.	
4.6 Block Erase Command	
4.7 Full Chip Erase Command	
4.8 Word/Byte Write Command	
4.9 Multi Word/Byte Write Command	
4.10 Block Erase Suspend Command	
4.11 (Multi) Word/Byte Write Suspend Command	
4.12 Set Block Lock-Bit Command	
4.13 Clear Block Lock-Bits Command	
4.14 STS Configuration Command	. 19

5 DESIGN CONSIDERATIONS
5.1 Three-Line Output Control
5.2 STS and Block Erase, Full Chip Erase, (Multi)
Word/Byte Write and Block Lock-Bit Configuration
Polling
5.3 Power Supply Decoupling30
5.4 V <sub>PP</sub> Trace on Printed Circuit Boards30
5.5 V <sub>CC</sub> , V <sub>PP</sub> , RP# Transitions31
5.6 Power-Up/Down Protection31
5.7 Power Dissipation31
6 ELECTRICAL SPECIFICATIONS32
6.1 Absolute Maximum Ratings32
6.2 Operating Conditions32
6.2.1 Capacitance32
6.2.2 AC Input/Output Test Conditions33
6.2.3 DC Characteristics34
6.2.4 AC Characteristics - Read-Only Operations .36
6.2.5 AC Characteristics - Write Operations
6.2.6 Alternative CE#-Controlled Writes42
6.2.7 Reset Operations45
6.2.8 Block Erase, Full Chip Erase, (Multi)
Word/Byte Write and Block Lock-Bit
Configuration Performance46
7 ADDITIONAL INFORMATION48
7.1 Ordering Information48

### 8 PACKAGE AND PACKING SPECIFICATION.......49

PAGE

### LH28F160S3HNS-TR 16M-BIT (2MBx8/1MBx16) Smart 3 Flash MEMORY

- Smart 3 Technology
   2.7V or 3.3V V<sub>CC</sub>
   2.7V, 3.3V or 5V V<sub>PP</sub>
- Common Flash Interface (CFI)
   Universal & Upgradable Interface
- Scalable Command Set (SCS)

High Speed Write Performance
 32 Bytes x 2 plane Page Buffer
 2.7 µs/Byte Write Transfer Rate

- High Speed Read Performance
   100ns(3.3V±0.3V), 120ns(2.7V-3.6V)
- Operating Temperature — -40°C to +85°C
- Enhanced Automated Suspend Options
   Write Suspend to Read
  - Block Erase Suspend to Write
  - Block Erase Suspend to Read
- High-Density Symmetrically-Blocked Architecture
  - Thirty-two 64K-byte Erasable Blocks
- SRAM-Compatible Write Interface
- User-Configurable x8 or x16 Operation

- Enhanced Data Protection Features
  - Absolute Protection with V<sub>PP</sub>=GND
  - Flexible Block Locking
  - Erase/Write Lockout during Power Transitions
- **Extended Cycling Capability** 
  - 100,000 Block Erase Cycles
  - 3.2 Million Block Erase Cycles/Chip
- Low Power Management
  - Deep Power-Down Mode
  - Automatic Power Savings Mode
     Decreases I<sub>CC</sub> in Static Mode
- Automated Write and Erase
  - Command User Interface
  - Status Register
- Industry-Standard Packaging — 56-Lead SSOP
- ETOX<sup>TM\*</sup> V Nonvolatile Flash Technology
- CMOS Process (P-type silicon substrate)
- Not designed or rated as radiation hardened

SHARP's LH28F160S3HNS-TR Flash memory with Smart 3 technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. Its symmetrically-blocked architecture, flexible voltage and extended cycling provide for highly flexible component suitable for resident flash arrays, SIMMs and memory cards. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F160S3HNS-TR offers three levels of protection: absolute protection with V<sub>PP</sub> at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

The LH28F160S3HNS-TR is conformed to the flash Scalable Command Set (SCS) and the Common Flash Interface (CFI) specification which enable universal and upgradable interface, enable the highest system/device data transfer rates and minimize device and system-level implementation costs.

The LH28F160S3HNS-TR is manufactured on SHARP's 0.35µm ETOX<sup>TM\*</sup> V process technology. It come in industry-standard package: the 56-Lead SSOP ideal for board constrained applications.

\*ETOX is a trademark of Intel Corporation.

### **1 INTRODUCTION**

This datasheet contains LH28F160S3HNS-TR specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

### **1.1 Product Overview**

The LH28F160S3HNS-TR is a high-performance 16M-bit Smart 3 Flash memory organized as 2MBx8/1MBx16. The 2MB of data is arranged in thirty-two 64K-byte blocks which are individually erasable, lockable, and unlockable in-system. The memory map is shown in Figure 3.

Smart 3 technology provides a choice of V<sub>CC</sub> and V<sub>PP</sub> combinations, as shown in Table 1, to meet system performance and power expectations. 2.7V V<sub>CC</sub> consumes approximately one-fifth the power of 5V V<sub>CC</sub>. V<sub>PP</sub> at 2.7V, 3.3V and 5V eliminates the need for a separate 12V converter, while V<sub>PP</sub>=5V maximizes erase and write performance. In addition to flexible erase and program voltages, the dedicated V<sub>PP</sub> pin gives complete data protection when V<sub>PP</sub>≤V<sub>PPLK</sub>.

Table 1. V<sub>CC</sub> and V<sub>PP</sub> Voltage CombinationsOffered by Smart 3 Technology

V <sub>CC</sub> Voltage	V <sub>PP</sub> Voltage
2.7V	2.7V, 3.3V, 5V
3.3V	3.3V, 5V

Internal  $V_{CC}$  and  $V_{PP}$  detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

A block erase operation erases one of the device's 64K-byte blocks typically within 0.41s (3.3V  $V_{CC}$ , 5V  $V_{PP}$ ) independent of other blocks. Each block can be independently erased 100,000 times (3.2 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

A word/byte write is performed in byte increments typically within 12.95 $\mu$ s (3.3V V<sub>CC</sub>, 5V V<sub>PP</sub>). A multi word/byte write has high speed write performance of 2.7 $\mu$ s/byte (3.3V V<sub>CC</sub>, 5V V<sub>PP</sub>). (Multi) Word/byte

write suspend mode enables the system to read data or execute code from any other flash memory array location.

Individual block locking uses a combination of bits and WP#, Thirty-two block lock-bits, to lock and unlock blocks. Block lock-bits gate block erase, full chip erase and (multi) word/byte write operations. Block lock-bit configuration operations (Set Block Lock-Bit and Clear Block Lock-Bits commands) set and cleared block lock-bits.

The status register indicates when the WSM's block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is finished.


The STS output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using STS minimizes both CPU overhead and system power consumption. STS pin can be configured to different states using the Configuration command. The STS pin defaults to RY/BY# operation. When low, STS indicates that the WSM is performing a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration. STS-High Z indicates that the WSM is ready for a new command, block erase is suspended and (multi) word/byte write are inactive, (multi) word/byte write are suspended, or the device is in deep power-down mode. The other 3 alternate configurations are all pulse mode for use as a system interrupt.

The access time is 100ns ( $t_{AVQV}$ ) over the extended temperature range (-40°C to +85°C) and V<sub>CC</sub> supply voltage range of 3.0V-3.6V. At lower V<sub>CC</sub> voltage, the access time is 120ns (2.7V-3.6V).

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 3 mA at 3.3V  $V_{CC}$ .

When either  $CE_0$ # or  $CE_1$ #, and RP# pins are at  $V_{CC}$ , the I<sub>CC</sub> CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time ( $t_{PHQV}$ ) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

The device is available in 56-Lead SSOP (Shrink Small Outline Package). Pinout is shown in Figure 2.



### LHF16KTR

Symbol	Туре	Name and Function
	<b>V</b> I	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are
		internally latched during a write cycle.
A A		A0: Byte Select Address. Not used in x16 mode(can be floated).
A <sub>0</sub> -A <sub>20</sub>	INPUT	A1-A4: Column Address. Selects 1 of 16 bit lines.
		A5-A15: Row Address. Selects 1 of 2048 word lines.
		A16-A20 : Block Address.
		DATA INPUT/OUTPUTS:
		DQ <sub>0</sub> -DQ <sub>7</sub> :Inputs data and commands during CUI write cycles; outputs data during memory
		array, status register, query, and identifier code read cycles. Data pins float to high-
		impedance when the chip is deselected or outputs are disabled. Data is internally latched
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/	during a write cycle.
	OUTPUT	DQ <sub>8</sub> -DQ <sub>15</sub> :Inputs data during CUI write cycles in x16 mode; outputs data during memory
		array read cycles in x16 mode; not used for status register, query and identifier code read
		mode. Data pins float to high-impedance when the chip is deselected, outputs are
		disabled, or in x8 mode(Byte#= $V_{II}$ ). Data is internally latched during a write cycle.
		<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers decoders, and sense
CE <sub>0</sub> #,	INPUT	amplifiers. Either $CE_0$ or $CE_1$ V <sub>IH</sub> deselects the device and reduces power consumption
CE <sub>1</sub> #	INFOT	
-		to standby levels. Both $CE_0$ # and $CE_1$ # must be $V_{IL}$ to select the devices. <b>RESET/DEEP POWER-DOWN:</b> Puts the device in deep power-down mode and resets
RP#	INPUT	internal automation. RP# $V_{IH}$ enables normal operation. When driven $V_{IL}$ , RP# inhibits
		write operations which provides data protection during power transitions. Exit from deep
05/		power-down sets the device to read array mode.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are
		latched on the rising edge of the WE# pulse.
		<b>STS (RY/BY#):</b> Indicates the status of the internal WSM. When configured in level mode (default mode) it acts as a DY/DV# pip. When law, the WSM is performing an internal
		(default mode), it acts as a RY/BY# pin. When low, the WSM is performing an internal
STS	OPEN DRAIN	operation (block erase, full chip erase, (multi) word/byte write or block lock-bit
313	OUTPUT	configuration). STS High Z indicates that the WSM is ready for new commands, block
	OUIFUI	erase is suspended, and (multi) word/byte write is inactive, (multi) word/byte write is
		suspended or the device is in deep power-down mode. For alternate configurations of the
		STATUS pin, see the Configuration command.
WP#	INPUT	WRITE PROTECT: Master control for block locking. When V <sub>IL</sub> , Locked blocks can not be
		erased and programmed, and block lock-bits can not be set and reset.
		<b>BYTE ENABLE:</b> BYTE# V <sub>IL</sub> places device in x8 mode. All data is then input or output on
BYTE#	INPUT	DQ <sub>0-7</sub> , and DQ <sub>8-15</sub> float. BYTE# V <sub>IH</sub> places the device in x16 mode , and turns off the A <sub>0</sub>
		BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE, BLOCK LOCK-
		BIT CONFIGURATION POWER SUPPLY: For erasing array blocks, writing bytes or
V <sub>PP</sub>	SUPPLY	configuring block lock-bits. With $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. Block
		erase, full chip erase, (multi) word/byte write and block lock-bit configuration with an invalid
		V <sub>PP</sub> (see DC Characteristics) produce spurious results and should not be attempted.
		<b>DEVICE POWER SUPPLY:</b> Internal detection configures the device for 2.7V or 3.3V
		operation. To switch from one voltage to another, ramp $V_{CC}$ down to GND and then ramp
V <sub>CC</sub>	SUPPLY	$V_{CC}$ to the new voltage. Do not float any power pins. With $V_{CC} \leq V_{LKO}$ , all write attempts to
		the flash memory are inhibited. Device operations at invalid V <sub>CC</sub> voltage (see DC
		Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		<b>NO CONNECT:</b> Lead is not internal connected; it may be driven or floated.
-		

### 2 PRINCIPLES OF OPERATION

SHARP

The LH28F160S3HNS-TR Flash memory includes an on-chip WSM to manage block erase, full chip erase, (multi) word/byte write and block lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, and minimal processor overhead with RAM-Like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register, query structure and identifier codes can be accessed through the CUI independent of the  $V_{PP}$  voltage. High voltage on  $V_{PP}$  enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. All functions associated with altering memory contents—block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, status, query and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, outputs query structure or outputs status register data.

Interface software that initiates and polls progress of block erase, full chip erase, (multi) word/byte write and block lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read or write data from any other block. Write suspend allows system software to suspend a (multi) word/byte write to read data from any other flash memory array location.

1FFFFF	64K-byte Block	31
1F0000 1EFFFF	64K-byte Block	30
1E0000 1DFFFF	•	
1D0000 1CFFFF	64K-byte Block	29
1C0000	64K-byte Block	28
1BFFFF 1B0000	64K-byte Block	27
1AFFFF 1A0000	64K-byte Block	26
19FFFF 190000	64K-byte Block	25
18FFFF 180000	64K-byte Block	24
17FFFF	64K-byte Block	23
170000 16FFFF	64K-byte Block	22
160000 15FFFF	64K-byte Block	21
150000 14FFFF	64K-byte Block	20
140000 13FFFF	64K-byte Block	19
130000 12FFFF	64K-byte Block	18
120000 11FFFF	64K-byte Block	10
110000 10FFFF	,	
100000 0FFFF	64K-byte Block	16
0F0000 0EFFFF	64K-byte Block	15
0E0000 0DFFFF	64K-byte Block	14
00000	64K-byte Block	13
0CFFFF 0C0000	64K-byte Block	12
0BFFFF 0B0000	64K-byte Block	11
0AFFFF 0A0000	64K-byte Block	10
09FFFF 090000	64K-byte Block	9
080000 08FFFF 080000	64K-byte Block	8
07FFFF	64K-byte Block	7
070000 06FFFF	64K-byte Block	6
060000 05FFFF	64K-byte Block	5
050000 04FFFF	64K-byte Block	4
040000 03FFFF	64K-byte Block	3
030000 02FFFF		
020000 01FFFF	64K-byte Block	2
010000 00FFFF	64K-byte Block	1
000000	64K-byte Block	0

Figure 3. Memory Map

### 2.1 Data Protection

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable (available only when block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are required) or hardwired to  $V_{PPH1/2/3}$ . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. The CUI, with multi-step block erase, full chip erase, (multi) word/byte write and block lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to  $V_{PP}$ . All write functions are disabled when  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$  or when RP# is at  $V_{IL}$ . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating block erase, full chip erase and (multi) word/byte write operations.

### **3 BUS OPERATION**

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

### 3.1 Read

Information can be read from any block, identifier codes, query structure, or status register independent of the  $V_{PP}$  voltage. RP# must be at  $V_{IH}$ .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, Query or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: CE# (CE<sub>0</sub>#, CE<sub>1</sub>#), OE#, WE#, RP# and WP#. CE<sub>0</sub>#, CE<sub>1</sub># and OE# must be driven active to obtain data at the outputs. CE<sub>0</sub>#, CE<sub>1</sub># is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ<sub>0</sub>-DQ<sub>15</sub>) control and when active drives the selected memory data onto the I/O bus. WE# and RP# must be at V<sub>IH</sub>. Figure 17, 18 illustrates a read cycle.

### 3.2 Output Disable

With OE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins  $DQ_0$ - $DQ_{15}$  are placed in a high-impedance state.

### 3.3 Standby

Either  $CE_0$ # or  $CE_1$ # at a logic-high level (V<sub>IH</sub>) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ - $DQ_{15}$ outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

### 3.4 Deep Power-Down

RP# at  $V_{II}$  initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time t<sub>PHQV</sub> is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, full chip erase, (multi) word/byte write or block lock-bit configuration modes, RP#-low will abort the operation. STS remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time  $t_{PHWL}$  is required after RP# goes to logic-high (V<sub>IH</sub>) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

### 3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code, device code, block status codes for each block (see Figure 4). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block status codes identify locked or unlocked block setting and erase completed or erase uncompleted condition.




Figure 4. Device Identifier Code Memory Map

### 3.6 Query Operation

The query operation outputs the query structure. Query database is stored in the 48Byte ROM. Query structure allows system software to gain critical information for controlling the flash component. Query structure are always presented on the lowestorder data output ( $DQ_0$ - $DQ_7$ ) only.

#### 3.7 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ , the CUI additionally controls block erase, full chip erase, (multi) word/byte write and block lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word/byte Write command requires the command and address of the location to be written. Set Block Lock-Bit command requires the command and block address within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 19 and 20 illustrate WE# and CE#-controlled write operations.

### **4 COMMAND DEFINITIONS**

When the V<sub>PP</sub> voltage  $\leq$  V<sub>PPLK</sub>, Read operations from the status register, identifier codes, query, or blocks are enabled. Placing V<sub>PPH1/2/3</sub> on V<sub>PP</sub> enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

Table 3. Bus Operations(BYTE#=V <sub>IH</sub> )										
Mode	Notes	RP#	CE <sub>0</sub> #	CE <sub>1</sub> #	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-15</sub>	STS
Read	1,2,3,9	VIH	V	VII	VII	VIH	X		D <sub>OUT</sub>	Х
Output Disable	3	V <sub>IH</sub>		V	V <sub>IH</sub>	V <sub>IH</sub>	X	Х	High Z	Х
Standby	3	V <sub>IH</sub>	V <sub>IH</sub> V <sub>IH</sub> V <sub>II</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	х	х	x	х	High Z	х
Deep Power-Down	4	VII	X	X	Х	Х	X	Х	High Z	High Z
Read Identifier Codes	9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 4	Х	Note 5	High Z
Query	9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 7~11	Х	Note 6	High Z
Write	3,7,8,9	VIH	VIL	V <sub>IL</sub>	VIH	VIL	X	Х	D <sub>IN</sub>	Х

Table 3.1. Bus Operations(BYTE#=V.,)

		Iak		Jua Opei	allon3(E	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
Mode	Notes	RP#	CE <sub>0</sub> #	CE <sub>1</sub> #	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-7</sub>	STS
Read	1,2,3,9	VIH	VII	VII	V <sub>II</sub>	V <sub>IH</sub>	Х	X	D <sub>OUT</sub>	Х
Output Disable	3	VIH	Vii	VII	V <sub>IH</sub>	VIH	X	Х	High Z	Х
Standby	3	V <sub>IH</sub>	V <sub>IH</sub> V <sub>IH</sub> V <sub>II</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IH</sub>	Х	X	x	х	High Z	х
Deep Power-Down	4	VII	X	X	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes	9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 4	Х	Note 5	High Z
Query	9	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 7~11	Х	Note 6	High Z
Write	3,7,8,9	VIH	V <sub>IL</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>	X	Х	D <sub>IN</sub>	Х

#### NOTES:

 Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPLK</sub>, memory contents can be read, but not altered.
 X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2/3</sub> for V<sub>PP</sub>. See DC Characteristics for  $V_{PPLK}$  and  $V_{PPH1/2/3}$  voltages.

3. STS is V<sub>OI</sub> (if configured to RY/BY# mode) when the WSM is executing internal block erase, full chip erase, (multi) word/byte write or block lock-bit configuration algorithms. It is floated during when the WSM is not busy, in block erase suspend mode with (multi) word/byte write inactive, (multi) word/byte write suspend mode, or deep power-down mode.

4. RP# at GND±0.2V ensures the lowest deep power-down current.

5. See Section 4.2 for read identifier code data.

6. See Section 4.5 for query data.

7. Command writes involving block erase, full chip erase, (multi) word/byte write or block lock-bit configuration are reliably executed when  $V_{PP}=V_{PPH1/2/3}$  and  $V_{CC}=V_{CC1/2}$ . 8. Refer to Table 4 for valid  $D_{IN}$  during a write operation. 9. Don't use the timing both OE# and WE# are  $V_{IL}$ .

Table 4. Command Definitions <sup>(10)</sup> Bus Cycles       Notes       First Bus Cycle       Second Bus Cycle								
	Bus Cycles	Notes				Second Bus Cycle		
Command	Req'd		Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array/Reset	1		Write	Х	FFH			
Read Identifier Codes	≥2	4	Write	Х	90H	Read	IA	ID
Query	≥2		Write	X	98H	Read	QA	QD
Read Status Register	2		Write	Х	70H	Read	Х	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase Setup/Confirm	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase Setup/Confirm	2		Write	Х	30H	Write	Х	D0H
Word/Byte Write Setup/Write	2	5,6	Write	WA	40H	Write	WA	WD
Alternate Word/Byte Write Setup/Write	2	5,6	Write	WA	10H	Write	WA	WD
Multi Word/Byte Write Setup/Confirm	≥4	9	Write	WA	E8H	Write	WA	N-1
Block Erase and (Multi) Word/byte Write Suspend	1	5	Write	Х	B0H			
Confirm and Block Erase and (Multi) Word/byte Write Resume	1	5	Write	Х	D0H			
Block Lock-Bit Set Setup/Confirm	2	7	Write	BA	60H	Write	BA	01H
Block Lock-Bit Reset Setup/Confirm	2	8	Write	Х	60H	Write	Х	D0H
STS Configuration Level-Mode for Erase and Write (RY/BY# Mode)	2		Write	х	B8H	Write	х	00H
STS Configuration Pulse-Mode for Erase	2		Write	Х	B8H	Write	Х	01H
STS Configuration Pulse-Mode for Write	2		Write	Х	B8H	Write	Х	02H
STS Configuration Pulse-Mode for Erase and Write	2		Write	Х	B8H	Write	Х	03H

#### NOTES:

1. BUS operations are defined in Table 3 and Table 3.1.

2. X=Any valid address within the device.

IA=Identifier Code Address: see Figure 4.

QA=Query Offset Address.

BA=Address within the block being erased or locked.

WA=Address of memory location to be written.

 SRD=Data read from status register. See Table 14 for a description of the status register bits. WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

ID=Data read from identifier codes.

QD=Data read from query database.

- 4. Following the Read Identifier Codes command, read operations access manufacturer, device and block status codes. See Section 4.2 for read identifier code data.
- If the block is locked, WP# must be at V<sub>IH</sub> to enable block erase or (multi) word/byte write operations. Attempts
  to issue a block erase or (multi) word/byte write to a locked block while RP# is V<sub>IH</sub>.
- 6. Either 40H or 10H are recognized by the WSM as the byte write setup.
- 7. A block lock-bit can be set while WP# is  $V_{IH}$ .
- 8. WP# must be at V<sub>IH</sub> to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 9. Following the Third Bus Cycle, inputs the write address and write data of 'N' times. Finally, input the confirm command 'D0H'.
- 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

### 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend and (Multi) Word/byte Write Suspend command. The Read Array command functions independently of the V<sub>PP</sub> voltage and RP# must be V<sub>IH</sub>.

### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 4 retrieve the manufacturer, device, block lock configuration and block erase status (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V<sub>PP</sub> voltage and RP# must be V<sub>IH</sub>. Following the Read Identifier Codes command, the following information can be read:

Code	Address	Data
Manufacture Code	00000 00001	B0
Device Code	00002 00003	D0
Block Status Code	X0004 <sup>(1)</sup> X0005 <sup>(1)</sup>	
Block is Unlocked		DQ <sub>0</sub> =0
<ul> <li>Block is Locked</li> </ul>		DQ <sub>0</sub> =1
•Last erase operation completed successfully		DQ <sub>1</sub> =0
•Last erase operation did not completed successfully		DQ <sub>1</sub> =1
•Reserved for Future Use		DQ <sub>2-7</sub>

#### Table 5. Identifier Codes

NOTE:

1. X selects the specific block status code to be read. See Figure 4 for the device identifier code memory map.

### 4.3 Read Status Register Command

The status register may be read to determine when a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration is complete and whether the operation completed successfully(see Table 14). It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#(Either CE<sub>0</sub># or CE<sub>1</sub>#), whichever occurs. OE# or CE#(Either CE<sub>0</sub># or CE<sub>1</sub>#) must toggle to V<sub>IH</sub> before further reads to update the status register latch. The Read Status Register command functions independently of the V<sub>PP</sub> voltage. RP# must be V<sub>IH</sub>.

The extended status register may be read to determine multi word/byte write availability(see Table 14.1). The extended status register may be read at any time by writing the Multi Word/Byte Write command. After writing this command, all subsequent read operations output data from the extended status register, until another valid command is written. Multi Word/Byte Write command must be re-issued to update the extended status register latch.

### 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 14). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurs during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied  $V_{PP}$  Voltage. RP# must be  $V_{IH}$ . This command is not functional during block erase, full chip erase, (multi) word/byte write block lock-bit configuration, block erase suspend or (multi) word/byte write suspend modes.

### 4.5 Query Command

Query database can be read by writing Query command (98H). Following the command write, read cycle from address shown in Table 7~11 retrieve the critical information to write, erase and otherwise control the flash component.  $A_0$  of query offset address is ignored when X8 mode (BYTE#=V<sub>IL</sub>).

Query data are always presented on the low-byte data output ( $DQ_0$ - $DQ_7$ ). In x16 mode, high-byte ( $DQ_8$ - $DQ_{15}$ ) outputs 00H. The bytes not assigned to any information or reserved for future use are set to "0". This command functions independently of the V<sub>PP</sub> voltage. RP# must be V<sub>IH</sub>.

Table 6. Example of Query Structure Output						
Mode	Offset Address Output					
		DQ <sub>15~8</sub>	DQ <sub>7~0</sub>			
	A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , A <sub>0</sub>					
	1 , 0 , 0 , 0 , 0 , 0 (20H)	High Z	"Q"			
X8 mode	1,0,0,0,0,1(21H)	High Z	"Q"			
	1, 0,0,0,1,0 (22H)	High Z	"R"			
	1,0,0,0,1,1(23H)		"R"			
	A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub>					
X16 mode		00H	"Q"			
	1.0.0.0.1 (11H)	00H	"R"			

### 4.5.1 Block Status Register

This field provides lock configuration and erase status for the specified block. These informations are only available when device is ready (SR.7=1). If block erase or full chip erase operation is finished irregulary, block erase status bit will be set to "1". If bit 1 is "1", this block is invalid.

Table 7. Query Block Status Register					
Offset (Word Address)	Length	Description			
(BA+2)H	01H	Block Status Register			
		bit0 Block Lock Configuration			
		0=Block is unlocked			
		1=Block is Locked			
		bit1 Block Erase Status			
		0=Last erase operation completed successfully			
		1=Last erase operation not completed successfully			
		bit2-7 reserved for future use			

#### Note:

1. BA=The beginning of a Block Address.

### 4.5.2 CFI Query Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. Additionally, it indicates which version of the spec and which Vendor-specified command set(s) is(are) supported.

	1	
Offset (Word Address)	Length	Description
10H,11H,12H	03H	Query Unique ASCII string "QRY" 51H,52H,59H
13H,14H	02H	Primary Vendor Command Set and Control Interface ID Code 01H,00H (SCS ID Code)
15H,16H	02H	Address for Primary Algorithm Extended Query Table 31H,00H (SCS Extended Query Table Offset)
17H,18H	02H	Alternate Vendor Command Set and Control Interface ID Code 0000H (0000H means that no alternate exists)
19H,1AH	02H	Address for Alternate Algorithm Extended Query Table 0000H (0000H means that no alternate exists)

#### Table 8. CFI Query Identification String

### 4.5.3 System Interface Information

The following device information can be useful in optimizing system interface software.

Offset (Word Address)	Length	Description
1BH	01H	V <sub>CC</sub> Logic Supply Minimum Write/Erase voltage 27H (2.7V)
1CH	01H	V <sub>CC</sub> Logic Supply Maximum Write/Erase voltage 55H (5.5V)
1DH	01H	V <sub>PP</sub> Programming Supply Minimum Write/Erase voltage 27H (2.7V)
1EH	01H	V <sub>PP</sub> Programming Supply Maximum Write/Erase voltage 55H (5.5V)
1FH	01H	Typical Timeout per Single Byte/Word Write 03H (2 <sup>3</sup> =8µs)
20H	01H	Typical Timeout for Maximum Size Buffer Write (32 Bytes) 06H (2 <sup>6</sup> =64µs)
21H	01H	Typical Timeout per Individual Block Erase 0AH (0AH=10, 2 <sup>10</sup> =1024ms)
22H	01H	Typical Timeout for Full Chip Erase 0FH (0FH=15, 2 <sup>15</sup> =32768ms)
23H	01H	Maximum Timeout per Single Byte/Word Write, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 8µsx16=128µs)
24H	01H	Maximum Timeout Maximum Size Buffer Write, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 64µsx16=1024µs)
25H	01H	Maximum Timeout per Individual Block Erase, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 1024msx16=16384ms)
26H	01H	Maximum Timeout for Full Chip Erase, 2 <sup>N</sup> times of typical. 04H (2 <sup>4</sup> =16, 32768msx16=524288ms)

#### Table 9. System Information String

### 4.5.4 Device Geometry Definition

This field provides critical details of the flash device geometry.

		Table 10. Device Geometry Definition
Offset (Word Address)	Length	Description
27H	01H	Device Size
		15H (15H=21, 2 <sup>21</sup> =2097152=2M Bytes)
28H,29H	02H	Flash Device Interface description
		02H,00H (x8/x16 supports x8 and x16 via BYTE#)
2AH,2BH	02H	Maximum Number of Bytes in Multi word/byte write
		05H,00H (2 <sup>5</sup> =32 Bytes)
2CH	01H	Number of Erase Block Regions within device
		01H (symmetrically blocked)
2DH,2EH	02H	The Number of Erase Blocks
		1FH,00H (1FH=31 ==> 31+1=32 Blocks)
2FH,30H	02H	The Number of "256 Bytes" cluster in a Erase block
		00H,01H (0100H=256 ==>256 Bytes x 256= 64K Bytes in a Erase Block)

### 4.5.5 SCS OEM Specific Extended Query Table

Certain flash features and commands may be optional in a vendor-specific algorithm specification. The optional vendor-specific Query table(s) may be used to specify this and other types of information. These structures are defined solely by the flash vendor(s).

Offset (Word Address)	Length	Description
31H,32H,33H	03H	PRI
		50H,52H,49H
34H	01H	31H (1) Major Version Number , ASCII
35H	01H	30H (0) Minor Version Number, ASCII
36H,37H,	04H	0FH,00H,00H
38H,39H		Optional Command Support
,		bit0=1 : Chip Erase Supported
		bit1=1 : Suspend Erase Supported
		bit2=1 : Suspend Write Supported
		bit3=1 : Lock/Unlock Supported
		bit4=0 : Queued Erase Not Supported
		bit5-31=0 : reserved for future use
3AH	01H	01H
		Supported Functions after Suspend
		bit0=1 : Write Supported after Erase Suspend
		bit1-7=0 : reserved for future use
3BH,3CH	02H	03H,00H
		Block Status Register Mask
		bit0=1 : Block Status Register Lock Bit [BSR.0] active
		bit1=1 : Block Status Register Valid Bit [BSR.1] active
		bit2-15=0 : reserved for future use
3DH	01H	V <sub>CC</sub> Logic Supply Optimum Write/Erase voltage(highest performance)
		50H(5.0V)
3EH	01H	V <sub>PP</sub> Programming Supply Optimum Write/Erase voltage(highest performance
		50H(5.0V)
3FH	reserved	Reserved for future versions of the SCS Specification

#### Table 11. SCS OEM Specific Extended Query Table

### 4.6 Block Erase Command

Block erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase This confirm. command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect block erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or if set, that  $WP\#=V_{IH}$ . If block erase is attempted when the corresponding block lock-bit is set and  $WP\#=V_{IL}$ , SR.1 and SR.5 will be set to "1".

### 4.7 Full Chip Erase Command

This command followed by a confirm command (D0H) erases all of the unlocked blocks. A full chip

erase setup is first written, followed by a full chip erase confirm. After a confirm command is written, device erases the all unlocked blocks from block 0 to Block 31 block by block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect full chip erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued. If error is detected on a block during full chip erase operation, WSM stops erasing. Reading the block valid status by issuing Read ID Codes command or Query command informs which blocks failed to its erase.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block contents are protected against erasure. If full chip erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". When WP#= $V_{IH}$ , all blocks are erased independent of block lock-bits status. When WP#= $V_{IL}$ , only unlocked blocks are erased. In this case, SR.1 and SR.5 will not be set to "1". Full chip erase can not be suspended.

### 4.8 Word/Byte Write Command

Word/byte write is executed by a two-cycle command sequence. Word/Byte Write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect the completion of the word/byte write event by analyzing the STS pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while  $V_{PP}\leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write requires that the corresponding block lock-bit be cleared or, if set, that WP#= $V_{IH}$ . If word/byte write is attempted when the corresponding block lock-bit is set and WP#= $V_{IL}$ , SR.1 and SR.4 will be set to "1". Word/byte write operations with  $V_{IL} < WP# < V_{IH}$  produce spurious results and should not be attempted.

### 4.9 Multi Word/Byte Write Command

Multi word/byte write is executed by at least fourcycle or up to 35-cycle command sequence. Up to 32 bytes in x8 mode (16 words in x16 mode) can be loaded into the buffer and written to the Flash Array. First, multi word/byte write setup (E8H) is written with the write address. At this point, the device automatically outputs extended status register data (XSR) when read (see Figure 8, 9). If extended status register bit XSR.7 is 0, no Multi Word/Byte Write command is available and multi word/byte write setup which just has been written is ignored. To retry,

continue monitoring XSR.7 by writing multi word/byte write setup with write address until XSR.7 transitions to 1. When XSR.7 transitions to 1, the device is ready for loading the data to the buffer. A word/byte count (N)-1 is written with write address. After writing a word/byte count(N)-1, the device automatically turns back to output status register data. The word/byte count (N)-1 must be less than or equal to 1FH in x8 mode (0FH in x16 mode). On the next write, device start address is written with buffer data. Subsequent writes provide additional device address and data, depending on the count. All subsequent address must lie within the start address plus the count. After the final buffer data is written, write confirm (D0H) must be written. This initiates WSM to begin copying the buffer data to the Flash Array. An invalid Multi Word/Byte Write command sequence will result in both status register bits SR.4 and SR.5 being set to "1". For additional multi word/byte write, write another multi word/byte write setup and check XSR.7. The Multi Word/Byte Write command can be gueued while WSM is busy as long as XSR.7 indicates "1", because LH28F160S3HNS-TR has two buffers. If an error occurs while writing, the device will stop writing and flush next multi word/byte write command loaded in multi word/byte write command. Status register bit SR.4 will be set to "1". No multi word/byte write command is available if either SR.4 or SR.5 are set to "1". SR.4 and SR.5 should be cleared before issuing multi word/byte write command. If a multi word/byte write command is attempted past an erase block boundary, the device will write the data to Flash Array up to an erase block boundary and then stop writing. Status register bits SR.4 and SR.5 will be set to "1".

Reliable multi byte writes can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, memory contents are protected against multi word/byte writes. If multi word/byte write is attempted while  $V_{PP}\leq V_{PPLK}$ , status register bits SR.3 and SR.4 will be set to "1". Successful multi word/byte write requires that the corresponding block lock-bit be cleared or, if set, that WP#= $V_{IH}$ . If multi byte write is attempted when the corresponding block lock-bit is set and WP#= $V_{IL}$ , SR.1 and SR.4 will be set to "1".

### 4.10 Block Erase Suspend Command

The Block Erase Suspend command allows blockerase interruption to read or (multi) word/byte-write data in another block of memory. Once the blockerase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification t<sub>WHRH2</sub> defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A (Multi) Word/Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the (Multi) Word/Byte Write Suspend command (see Section 4.11), a (multi) word/byte write operation can also be suspended. During a (multi) word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the STS (if set to RY/BY#) output will transition to  $V_{OL}$ . However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and STS will return to  $V_{OL}$ . After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 10).  $V_{PP}$  must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for block erase) while block erase is suspended. RP# must also remain at  $V_{IH}$ . WP# must also remain at the same level used for block erase. BYTE# must be the same level as writing the Block Erase command when the Block Erase Resume command is written. Block erase cannot resume until (multi) word/byte

write operations initiated during block erase suspend have completed.

### 4.11 (Multi) Word/Byte Write Suspend Command

The (Multi) Word/Byte Write Suspend command allows (multi) word/byte write interruption to read data in other flash memory locations. Once the (multi) word/byte write process starts, writing the (Multi) Word/Byte Write Suspend command requests that the WSM suspend the (multi) word/byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the (Multi) Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the (multi) word/byte write operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification  $t_{WHRH1}$  defines the (multi) word/byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while (multi) word/byte write is suspended are Read Status Register and (Multi) Word/Byte Write Resume. After (Multi) Word/Byte Write Resume command is written to the flash memory, the WSM will continue the (multi) word/byte write process. Status register bits SR.2 and SR.7 will automatically clear and STS will return to VOL. After the (Multi) Word/Byte Write command is written, the device automatically outputs status register data when read (see Figure 11). VPP must remain at  $V_{PPH1/2/3}$  (the same  $V_{PP}$  level used for (multi) word/byte write) while in (multi) word/byte write suspend mode. RP# must also remain at VIH. WP# must also remain at the same level used for (multi) word/byte write. BYTE# must be the same level as writing the (Multi) Word/Byte Write command when the (Multi) Word/Byte Write Resume command is written.

### 4.12 Set Block Lock-Bit Command

A flexible block locking and unlocking scheme is enabled via block lock-bits. The block lock-bits gate program and erase operations With  $WP\#=V_{IH}$ , individual block lock-bits can be set using the Set Block Lock-Bit command. See Table 13 for a summary of hardware and software write protection options.

Set block lock-bit is executed by a two-cycle command sequence. The set block lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked). The WSM then controls the set block lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 12). The CPU can detect the completion of the set block lock-bit event by analyzing the STS pin output or status register bit SR.7.

When the set block lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally set. An invalid Set Block Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . In the absence of this high voltage, block lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires WP#=V<sub>IH</sub>. If it is attempted with WP#=V<sub>IL</sub>, SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations with WP#<V<sub>IH</sub> produce spurious results and should not be attempted.

### 4.13 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With  $WP#=V_{IH}$ ,

block lock-bits can be cleared using only the Clear Block Lock-Bits command. See Table 13 for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a twocycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see Figure 13). The CPU can detect completion of the clear block lock-bits event by analyzing the STS Pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when  $V_{CC}=V_{CC1/2}$  and  $V_{PP}=V_{PPH1/2/3}$ . If a clear block lockbits operation is attempted while V<sub>PP</sub>≤V<sub>PPLK</sub>, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires WP#=VIH. If it is attempted with WP#=V<sub>II</sub>, SR.1 and SR.5 will be set to "1" and the operation will fail. Clear block lock-bits operations with V<sub>IH</sub><RP# produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to  $V_{PP}$  or  $V_{CC}$  transitioning out of valid range or RP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values.

### 4.14 STS Configuration Command

The Status (STS) pin can be configured to different states using the STS Configuration command. Once the STS pin has been configured, it remains in that configuration until another configuration command is issued, the device is powered down or RP# is set to  $V_{II}$ . Upon initial device power-up and after exit from deep power-down mode, the STS pin defaults to RY/BY# operation where STS low indicates that the WSM is busy. STS High Z indicates that the WSM is ready for a new operation.

To reconfigure the STS pin to other modes, the STS Configuration is issued followed by the appropriate configuration code. The three alternate configurations are all pulse mode for use as a system interrupt. The STS Configuration command functions independently of the  $V_{PP}$  voltage and RP# must be  $V_{IH}$ .

Configuration Bits	Configuration Coding Description Effects
00H	Set STS pin to default level mode (RY/BY#). RY/BY# in the default level-mode of operation will indicate WSM status condition.
01H	Set STS pin to pulsed output signal for specific erase operation. In this mode, STS provides low pulse at the completion of BLock Erase, Full Chip Erase and Clear Block Lock-bits operations.
02H	Set STS pin to pulsed output signal for a specific write operation. In this mode, STS provides low pulse at the completion of (Multi) Byte Write and Set Block Lock-bit operation.
03H	Set STS pin to pulsed output signal for specific write and erase operation. STS provides low pulse at the completion of Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-bit Configuration operations.

Operation	Block Lock-Bit	WP#	Effect
Block Erase,	0	V <sub>II</sub> or V <sub>IH</sub>	Block Erase and (Multi) Word/Byte Write Enabled
(Multi) Word/Byte	1	 	Block is Locked. Block Erase and (Multi) Word/Byte Write
Write	1	$V_{IL}$	Disabled
		V	Block Lock-Bit Override. Block Erase and (Multi) Word/Byte
		V <sub>IH</sub>	Write Enabled
Full Chip Erase	0,1	VII	All unlocked blocks are erased, locked blocks are not erased
	Х	V <sub>IH</sub>	All blocks are erased
Set Block Lock-Bit	X	VII	Set Block Lock-Bit Disabled
		V <sub>IH</sub>	Set Block Lock-Bit Enabled
Clear Block Lock-Bits	X	VII	Clear Block Lock-Bits Disabled
		VIH	Clear Block Lock-Bits Enabled


#### **Table 13. Write Protection Alternatives**

### LHF16KTR

WSMS	BESS	ECBLBS	WSBLBS	VPPS	WSS	DPS	R
7	6	5	4	3	2	1	0
				NOTES:			
	STATE MAC	HINE STATUS	6				<i>.</i>
1 = Ready						mine block era	
0 = Busy						e or block lock-	-DIT
		PEND STATU	19	configuration	valid while SR.	7_"0"	
	Frase Suspend		.0	511.0-0 are in		I = 0.	
		ess/Completed	ł	If both SR.5 a	nd SR.4 are "1	l "s after a bloc	k erase, full
		· · · · · · · · · ·				write, block lo	,
SR.5 = ERASE	AND CLEAR	BLOCK LOCI	K-BITS			uration attempt	
STATU	-			command sec	quence was en	tered.	
		ar Blocl Lock-E					
0 = Succes	sful Erase or (	Clear Block Lo	ock-Bits			ntinuous indica	
						and indicates	
SR.4 = WRITE		Block LOCK-B				nip erase, (mul	, <b>.</b>
		Set Block Lock-Bil				uration comma ranteed to repo	
			Sit		when V <sub>PP</sub> ≠V <sub>P</sub>		
SR.3 = V <sub>PP</sub> ST	ATUS			ICCUDACK ONLY	WHEN VPP+VF	PH1/2/3·	
	w Detect, Ope	eration Abort		SR.1 does no	t provide a cor	ntinuous indica	tion of block
0 = V <sub>PP</sub> Oł						terrogates bloc	
				and WP# only	after block er	ase, full chip e	rase, (multi)
SR.2 = WRITE		TATUS				k-bit configurati	
1 = Write S	n Progress/Co	mplotod				stem, dependi	
0 =  while if	r Flogress/Co	mpieteu				lock lock-bit is	
SR.1 = DEVIC	E PROTECT S	STATUS				e block lock cor Identifier Code	
		WP# Lock De	etected,		k lock-bit statu		
	tion Abort						
0 = Unlock				SR.0 is reserv	ed for future u	ise and should	be masked
				out when polli	ng the status r	egister.	
SR.0 = RESEF	VED FOR FU	TURE ENHAL					
SMS	R		-	Status Register	_	D	Р
		R	R	R	R 0	R	R
7	6	5	4	3	2	1	0
KSR.7 = STAT				NOTES:			
	ord/Byte Write			After issue a	Multi Word/Rvt	e Write comma	and XSP 7
		e not available				ord/Byte Write	
	-			available.			oominana
XSR.6-0=RES	ERVED FOR I	FUTURE ENH	ANCEMENT				
						re use and sho	
					men polling the	e extended stat	lus register.

20





Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Erase Setup	Data=20H Addr=Within Block to be Erased
Write	Erase Confirm	Data=D0H Addr=Within Block to be Erased
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

Full status check can be done after each block erase or after a sequence of

block erasures.

Write FFH after the last operation to place device in read array mode.






Figure 5. Automated Block Erase Flowchart





Bus Operation	Command	Comments
Write	Read Status Register	Data=70H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Write	Full Chip Erase Setup	Data=30H Addr=X
Write	Full Chip Erase Confirm	Data=D0H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

Full status check can be done after each full chip erase. Write FFH after the last operation to place device in read array mode.



#### Figure 6. Automated Full Chip Erase Flowchart







Figure 7. Automated Word/byte Write Flowchart

Comments

Comments

### LHF16KTR



Bus Operation	Command	Comments
Write	Setup Multi Word/Byte Write	Data=E8H Addr=Start Address
Read		Extended Status Register Data
Standby		Check XSR.7 1=Multi Word/Byte Write Ready 0=Multi Word/Byte Write Busy
Write (Note1)		Data=Word or Byte Count (N)-1 Addr=Start Address
Write (Note2,3)		Data=Buffer Data Addr=Start Address
Write (Note4,5)		Data=Buffer Data Addr=Device Address
Write		Data=D0H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

1. Byte or word count values on  $\mathsf{DQ}_{0\mathchar`-7}$  are loaded into the count register.

2. Write Buffer contents will be programmed at the start address.

3. Align the start address on a Write Buffer boundary for maximum

4. The device aborts the Multi Word/Byte Write command if the current address is

5.The Status Register indicates an "improper command sequence" if the Multi Word/Byte command is aborted. Follow this with a Clear Status Register command. SR full status check can be done after each multi word/byte write,

Write FFH after the last multi word/byte write operation to place device in








Figure 9. Full Status Check Procedure for Automated Multi Word/Byte Write









Bus Operation	Command	Comments
Write	(Multi) Word/Byte Write Suspend	Data=B0H Addr=X
Read		Status Register Data Addr=X
Standby		Check SR.7 1=WSM Ready 0=WSM Busy
Standby		Check SR.2 1=(Multi) Word/Byte Write Suspended 0=(Multi) Word/Byte Write Completed
Write	Read Array	Data=FFH Addr=X
Read		Read Array locations other than that being written.
Write	(Multi) Word/Byte Write Resume	Data=D0H Addr=X

Figure 11. (Multi) Word/Byte Write Suspend/Resume Flowchart









Bus Operation	Command	Comments
Write	Clear Block Lock-Bits Setup	Data=60H Addr=X
Write	Clear Block Lock-Bits Confirm	Data=D0H Addr=X
Read		Status Register Data
Standby		Check SR.7 1=WSM Ready 0=WSM Busy

Bus Operation	Command	Comments				
Standby		Check SR.3 1=V <sub>PP</sub> Error Detect				
Standby		Check SR.1 1=Device Protect Detect WP#=V <sub>IL</sub>				
Standby		Check SR.4,5 Both 1=Command Sequence Error				
Standby		Check SR.5 1=Clear Block Lock-Bits Error				
SR.5,SR.4,SR.3 and SR.1 are only cleared by the Clear Status Register command.						

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 13. Clear Block Lock-Bits Flowchart

### **5 DESIGN CONSIDERATIONS**

### 5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-Line control provides for:

- a. Lowest possible memory power dissipation.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

### 5.2 STS and Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Polling

STS is an open drain output that should be connected to V<sub>CC</sub> by a pullup resistor to provide a hardware method of detecting block erase, full chip erase, (multi) word/byte write and block lock-bit configuration completion. In default mode, it transitions low after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration commands and returns to  $V_{OH}$  when the WSM has finished executing the internal algorithm. For alternate STS pin configurations. the see Configuration command.

STS can be connected to an interrupt input of the system CPU or controller. It is active at all times.

STS, in default mode, is also High Z when the device is in block erase suspend (with (multi) word/byte write inactive), (multi) word/byte write suspend or deep power-down modes.

### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1µF ceramic capacitor connected between its V<sub>CC</sub> and GND and between its VPP and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7µF electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

### 5.4 V<sub>PP</sub> Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V<sub>PP</sub> Power supply trace. The V<sub>PP</sub> pin supplies the memory cell current for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. Use similar trace widths and layout considerations given to the V<sub>CC</sub> power bus. Adequate V<sub>PP</sub> supply traces and decoupling will decrease V<sub>PP</sub> voltage spikes and overshoots.

### 5.5 V<sub>CC</sub>, V<sub>PP</sub>, RP# Transitions

Block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are not guaranteed if  $V_{PP}$  falls outside of a valid  $V_{PPH1/2/3}$  range,  $V_{CC}$  falls outside of a valid  $V_{CC1/2}$  range, or  $RP\#=V_{IL}$ . If  $V_{PP}$ error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to  $V_{IL}$  during block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, STS(if set to RY/BY# mode) will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to  $V_{IL}$ clear the status register.

The CUI latches commands issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after  $V_{CC}$  transitions below  $V_{LKO}$ .

After block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, even after  $V_{PP}$  transitions down to  $V_{PPLK}$ , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

### 5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block and full chip erasure, (multi) word/byte writing or block lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply ( $V_{PP}$  or  $V_{CC}$ )

powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for V<sub>CC</sub> voltages above V<sub>LKO</sub> when V<sub>PP</sub> is active. Since both WE# and CE# must be low for a command write, driving either to V<sub>IH</sub> will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while  $RP\#=V_{IL}$  regardless of its control inputs state.

### 5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to  $V_{IL}$  standby or sleep modes. If access is again needed, the devices can be read following the  $t_{PHQV}$  and  $t_{PHWL}$  wake-up cycles required after RP# is first raised to  $V_{IH}$ . See AC Characteristics— Read Only and Write Operations and Figures 17, 18, 19, 20 for more information.

### **6 ELECTRICAL SPECIFICATIONS**

### 6.1 Absolute Maximum Ratings\*

Operating Temperature During Read, Erase, Write and Block Lock-Bit Configuration40°C to +85°C <sup>(1)</sup> Temperature under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage On Any Pin (except V <sub>CC</sub> , V <sub>PP</sub> )0.5V to $V_{CC}$ +0.5V <sup>(2)</sup>
$V_{CC}$ Suply Voltage0.2V to +7.0V <sup>(2)</sup>
V <sub>PP</sub> Update Voltage during Erase, Write and Block Lock-Bit Configuration0.2V to +7.0V <sup>(2)</sup>
Output Short Circuit Current 100mA <sup>(3)</sup>

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{CC}$  and  $V_{PP}$  pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and  $V_{CC}$  is  $V_{CC}$ +0.5V which, during transitions, may overshoot to  $V_{CC}$ +2.0V for periods <20ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.

### 6.2 Operating Conditions

#### Temperature and V<sub>CC</sub> Operating Conditions


Symbol	Parameter	Min.	Max.	Unit	Test Condition		
T <sub>A</sub>	Operating Temperature	-40	+85	°C	Ambient Temperature		
V <sub>CC1</sub>	V <sub>CC</sub> Supply Voltage (2.7V-3.6V)	2.7	3.6	V			
V <sub>CC2</sub>	V <sub>CC</sub> Supply Voltage (3.3V±0.3V)	3.0	3.6	V			

### 6.2.1 CAPACITANCE<sup>(1)</sup>

Τ <sub>Δ</sub> =+25°C, f=1MHz								
Symbol	Parameter	Тур.	Max.	Unit	Condition			
CIN	Input Capacitance	7	10	pF	V <sub>IN</sub> =0.0V			
COUT	Output Capacitance	9	12	pF	V <sub>OUT</sub> =0.0V			
NOTE.								

NOTE:

1. Sampled, not 100% tested.



### 6.2.3 DC CHARACTERISTICS

		D	C Char	acterist	ics			
			V <sub>CC</sub> =	=2.7V	V <sub>CC</sub> =	=3.3V		Test
Sym.	Parameter	Notes	Тур.	Max.	Тур.	Max.	Unit	Conditions
I <sub>LI</sub>	Input Load Current	1		±0.5		±0.5	μA	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>IN</sub> =V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1		±0.5		±0.5	μA	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>OUT</sub> =V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,3,6	20	100	20	100	μA	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>CC</sub> ±0.2V
			1	4	1	4	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>IH</sub>
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		20		20	μA	RP#=GND±0.2V I <sub>OUT</sub> (STS)=0mA
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,5,6		25		25	mA	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=GND f=5MHz, I <sub>OUT</sub> =0mA
				30		30	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>IL</sub> f=5MHz, I <sub>OUT</sub> =0mA
I <sub>CCW</sub>	V <sub>CC</sub> Write Current	1,7		17			mA	V <sub>PP</sub> =2.7V-3.6V
	((Multi) W/B Write or			17		17	mA	V <sub>PP</sub> =3.3V±0.3V
	Set Block Lock Bit)			17		17	mA	V <sub>PP</sub> =5.0V±0.5V
ICCE	V <sub>CC</sub> Erase Current	1,7		17			mA	V <sub>PP</sub> =2.7V-3.6V
	(Block Erase, Full Chip			17		17	mA	V <sub>PP</sub> =3.3V±0.3V
	Erase, Clear Block Lock Bits)			17		17	mA	V <sub>PP</sub> =5.0V±0.5V
CCWS CCES	V <sub>CC</sub> Write or Block Erase Suspend Current	1,2	1	6	1	6	mA	CE#=V <sub>IH</sub>
PPS	V <sub>PP</sub> Standby Current	1	±2	±15	±2	±15	μA	V <sub>PP</sub> ≤V <sub>CC</sub>
PPR	V <sub>PP</sub> Read Current	1	10	200	10	200	μA	V <sub>PP</sub> >V <sub>CC</sub>
PPD	V <sub>PP</sub> Deep Power-Down Current	1	0.1	5	0.1	5	μA	RP#=GND±0.2V
PPW	V <sub>PP</sub> Write Current	1,7		80			mA	V <sub>PP</sub> =2.7V-3.6V
	((Multi) W/B Write or			80		80	mA	V <sub>PP</sub> =3.3V±0.3V
	Set Block Lock Bit)			80		80	mA	V <sub>PP</sub> =5.0V±0.5V
PPE	V <sub>PP</sub> Erase Current	1,7		40			mA	V <sub>PP</sub> =2.7V-3.6V
-	(Block Erase, Full Chip			40		40	mA	V <sub>PP</sub> =3.3V±0.3V
	Erase, Clear Block Lock Bits)			40		40	mA	V <sub>PP</sub> =5.0V±0.5V
PPWS PPES	V <sub>PP</sub> Write or Block Erase Suspend Current	1	10	200	10	200	μA	V <sub>PP</sub> =V <sub>PPH1/2/3</sub>

DC Characteristics (Continued)								
			V <sub>CC</sub> =	=2.7V	V <sub>CC</sub> =	=3.3V		Test
Sym.	Parameter	Notes	Min.	Max.	Min.	Max.	Unit	Conditions
VIL	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.0	V <sub>CC</sub> +0.5	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	3,7		0.4		0.4	V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OL</sub> =2mA
V <sub>OH1</sub>	Output High Voltage (TTL)	3,7	2.4		2.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-2.5mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	3,7	0.85 V <sub>CC</sub>		0.85 V <sub>CC</sub>		V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-2.5mA
			V <sub>CC</sub> -0.4		V <sub>CC</sub> -0.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-100µA
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout Voltage during Normal Operations	4,7		1.5		1.5	V	
V <sub>PPH1</sub>	V <sub>PP</sub> Voltage during Write or Erase Operations		2.7	3.6			V	
V <sub>PPH2</sub>	V <sub>PP</sub> Voltage during Write or Erase Operations		3.0	3.6	3.0	3.6	V	
V <sub>PPH3</sub>	V <sub>PP</sub> Voltage during Write or Erase Operations		4.5	5.5	4.5	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		2.0		2.0		V	

### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at nominal  $V_{CC}$  voltage and  $T_A$ =+25°C.

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or byte written while in erase suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>, respectively.

3. Includes STS.

4. Block erases, full chip erases, (multi) word/byte writes and block lock-bit configurations are inhibited when  $V_{PP} \leq V_{PPLK}$ , and not guaranteed in the range between  $V_{PPLK}$ (max.) and  $V_{PPH1}$ (min.), between  $V_{PPH1}$ (max.) and V<sub>PPH2</sub>(min.), between V<sub>PPH2</sub>(max.) and V<sub>PPH3</sub>(min.) and above V<sub>PPH3</sub>(max.).
 Automatic Power Savings (APS) reduces typical I<sub>CCR</sub> to 3mA at 2.7V and 3.3V V<sub>CC</sub> in static operation.

6. CMOS inputs are either  $V_{CC}$ ±0.2V or GND±0.2V. TTL inputs are either  $V_{IL}$  or  $V_{IH}$ . 7. Sampled, not 100% tested.

### 6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS<sup>(1)</sup> - -

	Versions <sup>(4)</sup>		LH28F160		
Sym.	Parameter	Notes	Min.	Max.	Unit
AVAV	Read Cycle Time		120		ns
AVQV	Address to Output Delay			120	ns
ELQV	CE# to Output Delay	2		120	ns
PHQV	RP# High to Output Delay			600	ns
GLQV	OE# to Output Delay	2		50	ns
ELQX	CE# to Output in Low Z	3	0		ns
EHQZ	CE# High to Output in High Z	3		50	ns
GLQX	OE# to Output in Low Z	3	0		ns
GHQZ	OE# High to Output in High Z	3		20	ns
ЭН	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns
FLQV FHQV	BYTE# to Output Delay	3		120	ns
LQZ	BYTE# to Output in High Z	3		30	ns
ELFL ELFH	CE# Low to BYTE# High or Low	3		5	ns

### NOTE:

See 3.3V  $V_{CC}$  Read-Only Operations for notes 1 through 4.

	V <sub>CC</sub> =3.3V±0.3V, T <sub>A</sub> =-40°C to +85°C								
	Versions <sup>(4)</sup>		LH28F16	0S3H-L100					
Sym.	Parameter	Notes	Min.	Max.	Unit				
t <sub>AVAV</sub>	Read Cycle Time		100		ns				
t <sub>AVQV</sub>	Address to Output Delay			100	ns				
t <sub>ELOV</sub>	CE# to Output Delay	2		100	ns				
t <sub>PHQV</sub>	RP# High to Output Delay			600	ns				
t <sub>GLQV</sub>	OE# to Output Delay	2		45	ns				
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		ns				
t <sub>EHQZ</sub>	CE# High to Output in High Z	3		50	ns				
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		ns				
t <sub>GHQZ</sub>	OE# High to Output in High Z	3		20	ns				
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns				
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		100	ns				
t <sub>FLQZ</sub>	BYTE# to Output in High Z	3		30	ns				
	CE# Low to BYTE# High or Low	3		5	ns				

### NOTES:


1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

2. OE# may be delayed up to  $t_{ELQV}$ - $t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ . 3. Sampled, not 100% tested.


4. See Ordering Information for device speeds (valid operational combinations).

### 36









6.2.5	AC	CHARAC	TERIS	FICS -	WRITE	<b>OPERA</b>	
-------	----	--------	-------	--------	-------	--------------	--

V <sub>CC</sub> =2.7V-3.6V, T <sub>A</sub> =-40°C to +85°C								
	Versions <sup>(5)</sup>		LH28F160	S3H-L120				
Sym.	Parameter	Notes	Min.	Max.	Unit			
t <sub>AVAV</sub>	Write Cycle Time		120		ns			
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low	2	1		μs			
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		10		ns			
t <sub>WLWH</sub>	WE# Pulse Width		50		ns			
t <sub>SHWH</sub>	WP# V <sub>IH</sub> Setup to WE# Going High	2	100		ns			
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	2	100		ns			
t <sub>AVWH</sub>	Address Setup to WE# Going High	3	50		ns			
t <sub>DVWH</sub>	Data Setup to WE# Going High	3	50		ns			
t <sub>WHDX</sub>	Data Hold from WE# High		5		ns			
t <sub>WHAX</sub>	Address Hold from WE# High		5		ns			
t <sub>WHEH</sub>	CE# Hold from WE# High		10		ns			
t <sub>WHWL</sub>	WE# Pulse Width High		30		ns			
t <sub>WHRL</sub>	WE# High to STS Going Low			100	ns			
t <sub>WHGL</sub>	Write Recovery before Read		0		ns			
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD, STS High Z	2,4	0		ns			
t <sub>QVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD, STS High Z	2,4	0		ns			
t <sub>EVWH</sub>	BYTE# Setup to WE# Going High		50		ns			
t <sub>WHEV</sub>	BYTE# Hold from WE# High		NOTE 6		ns			

NOTE: See 3.3V V<sub>CC</sub> WE#-Controlled Writes for notes 1 through 6.

	Versions <sup>(5)</sup>		LH28F160	S3H-L100	
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		100		ns
t <sub>PHWI</sub>	RP# High Recovery to WE# Going Low	2	1		μs
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		10		ns
t <sub>WLWH</sub>	WE# Pulse Width		50		ns
t <sub>SHWH</sub>	WP# V <sub>IH</sub> Setup to WE# Going High	2	100		ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	2	100		ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	3	50		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	3	50		ns
t <sub>WHDX</sub>	Data Hold from WE# High		5		ns
t <sub>WHAX</sub>	Address Hold from WE# High		5		ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10		ns
t <sub>WHWL</sub>	WE# Pulse Width High		30		ns
t <sub>WHRL</sub>	WE# High to STS Going Low			100	ns
t <sub>WHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD, STS High Z	2,4	0		ns
t <sub>QVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD, STS High Z	2,4	0		ns
t <sub>EVWH</sub>	BYTE# Setup to WE# Going High		50		ns
t <sub>WHEV</sub>	BYTE# Hold from WE# High		NOTE 6		ns

### NOTES:

1. Read timing characteristics during block erase, full chip erase, (multi) wrod/byte write and block lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. Sampled, not 100% tested.

3. Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.

4. V<sub>PP</sub> should be held at V<sub>PPH1/2/3</sub> until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success (SR.1/3/4/5=0).

- 5. See Ordering Information for device speeds (valid operational combinations).
- 6. BYTE# should be in stable until determination of block erase, full chip erase, (multi) word/byte write, block lockbit configuration or STS configuration success (SR.7=1).

### LHF16KTR






Figure 19. AC Waveform for WE#-Controlled Write Operations

	V <sub>CC</sub> =2.7V-3.6V, T <sub>A</sub> =- Versions <sup>(5)</sup>		LH28F160		
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		120		ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low	2	1		μs
	WE# Setup to CE# Going Low		0		ns
t <sub>ELEH</sub>	CE# Pulse Width		70		ns
t <sub>SHEH</sub>	WP# V <sub>IH</sub> Setup to CE# Going High	2	100		ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	2	100		ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	3	50		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	3	50		ns
t <sub>EHDX</sub>	Data Hold from CE# High		5		ns
t <sub>EHAX</sub>	Address Hold from CE# High		5		ns
t <sub>EHWH</sub>	WE# Hold from CE# High		0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		25		ns
t <sub>EHRL</sub>	CE# High to STS Going Low			100	ns
t <sub>EHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD, STS High Z	2,4	0		ns
t <sub>QVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD, STS High Z	2,4	0		ns
t <sub>FVEH</sub>	BYTE# Setup to CE# Going High		50		ns
t <sub>EHEV</sub>	BYTE# Hold from CE# High		NOTE 6		ns

### 6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES<sup>(1)</sup>

NOTE:

See 3.3V  $V_{CC}$  Alternative CE#-Controlled Writes for notes 1 through 6.

	Versions <sup>(5)</sup>		LH28F160	S3H-L100	
Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		100		ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low	2	1		μs
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0		ns
t <sub>ELEH</sub>	CE# Pulse Width		70		ns
t <sub>SHEH</sub>	WP# V <sub>IH</sub> Setup to CE# Going High	2	100		ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	2	100		ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	3	50		ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	3	50		ns
t <sub>EHDX</sub>	Data Hold from CE# High		5		ns
t <sub>EHAX</sub>	Address Hold from CE# High		5		ns
t <sub>EHWH</sub>	WE# Hold from CE# High		0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		25		ns
t <sub>EHRL</sub>	CE# High to STS Going Low			100	ns
t <sub>EHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD, STS High Z	2,4	0		ns
t <sub>QVSL</sub>	WP# V <sub>IH</sub> Hold from Valid SRD, STS High Z	2,4	0		ns
t <sub>EVEH</sub>	BYTE# Setup to CE# Going High		50		ns
t <sub>EHFV</sub>	BYTE# Hold from CE# High		NOTE 6		ns

#### 1000 1-000


NOTES:

1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold and inactive WE# times should be measured relative to the CE# waveform.


- 2. Sampled, not 100% tested.
- 3. Refer to Table 4 for valid AIN and DIN for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.
- V<sub>PP</sub> should be held at V<sub>PPH1/2/3</sub> until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success (SR.1/3/4/5=0).
- 5. See Ordering Information for device speeds (valid operational combinations).
- 6. BYTE# should be in stable until determination of block erase, full chip erase, (multi) word/byte write, block lockbit configuration or STS configuration success (SR.7=1).

### LHF16KTR





### 6.2.7 RESET OPERATIONS



# t<sub>23VPH</sub>

or Block Lock-Bit Configuration  $V_{CC}$  at 2.7V to RP# High

V<sub>CC</sub> at 3.0V to RP# High

1. If RP# is asserted while a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is not executing, the reset will complete within 100ns.

2. A reset time, t<sub>PHQV</sub>, is required from the latter of STS going High Z or RP# going high until outputs are valid.

3. When the device power-up, holding RP# low minimum 100ns is required after V<sub>CC</sub> has been in predefined range and also has been in stable there.

3

100

100

45

ns

# 6.2.8 BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE AND BLOCK LOCK-BIT CONFIGURATION PERFORMANCE<sup>(3)</sup>

			V <sub>PP</sub> =2.7	7V-3.6V	V <sub>PP</sub> =3.0	)V-3.6V	V <sub>PP</sub> =4.	5V-5.5V	
Sym.	Parameter	Notes	Typ. <sup>(1)</sup>	Max.	Typ. <sup>(1)</sup>	Max.	Typ. <sup>(1)</sup>	Max.	Unit
t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Word/Byte Write Time (using W/B write, in word mode)	2	22.19	250	22.19	250	13.2	180	μs
t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Word/Byte Write Time (using W/B write, in byte mode)	2	19.9	250	19.9	250	13.2	180	μs
	Word/Byte Write Time (using multi word/byte write)	2	5.76	250	5.76	250	2.76	180	μs
	Block Write Time (using W/B write, in word mode)	2	0.73	8.2	0.73	8.2	0.44	4.8	s
	Block Write Time (using W/B write, in byte mode)	2	1.31	16.5	1.31	16.5	0.87	10.9	S
	Block Write Time (using multi word/byte write)	2	0.37	4.1	0.37	4.1	0.18	2	s
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Erase Time	2	0.56	10	0.56	10	0.42	10	s
	Full Chip Erase Time		17.9	320	17.9	320	13.4	320	S
t <sub>WHQV3</sub> t <sub>EHQV3</sub>	Set Block Lock-Bit Time	2	22.17	250	22.17	250	13.2	180	μs
t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear Block Lock-Bits Time	2	0.56	10	0.56	10	0.42	10	s
t <sub>WHRH1</sub> t <sub>EHRH1</sub>	Write Suspend Latency Time to Read		7.24	10.2	7.24	10.2	6.73	9.48	μs
t <sub>WHRH2</sub> t <sub>EHRH2</sub>	Erase Suspend Latency Time to Read		15.5	21.5	15.5	21.5	12.54	17.54	μs

### NOTE:

See 3.3V  $V_{CC}$  Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Performance for notes 1 through 3.

### LHF16KTR


			V <sub>PP</sub> =3.0	)V-3.6V	V <sub>PP</sub> =4.5	5V-5.5V	
Sym.	Parameter	Notes	Typ. <sup>(1)</sup>	Max.	Typ. <sup>(1)</sup>	Max.	Unit
t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Word/Byte Write Time (using W/B write, in word mode)	2	21.75	250	12.95	180	μs
WHQV1	Word/Byte Write Time (using W/B write, in byte mode)	2	19.51	250	12.95	180	μs
2.1	Word/Byte Write Time (using multi word/byte write)	2	5.66	250	2.7	180	μs
	Block Write Time (using W/B write, in word mode)	2	0.72	8.2	0.43	4.8	S
	Block Write Time (using W/B write, in byte mode)	2	1.28	16.5	0.85	10.9	S
	Block Write Time (using multi word/byte write)	2	0.36	4.1	0.18	2	S
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Erase Time	2	0.55	10	0.41	10	S
	Full Chip Erase Time		17.6	320	13.1	320	S
WHQV3 EHQV3	Set Block Lock-Bit Time	2	21.75	250	12.95	180	μs
t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear Block Lock-Bits Time	2	0.55	10	0.41	10	S
WHRH1 EHRH1	Write Suspend Latency Time to Read		7.1	10	6.6	9.3	μs
WHRH2 EHRH2	Erase Suspend Latency Time to Read		15.2	21.1	12.3	17.2	μs

### NOTES:

Typical values measured at T<sub>A</sub>=+25°C and nominal voltages. Assumes corresponding block lock-bits are not set. Subject to change based on device characterization.
 Excludes system-level overhead.
 Sampled but not 100% tested.

### 7 ADDITIONAL INFORMATION

### 7.1 Ordering Information



		Valid Operation	al Combinations
		V <sub>CC</sub> =2.7V-3.6V	V <sub>CC</sub> =3.3V±0.3V
		50pF load,	50pF load,
Option	Order Code	1.35V I/O Levels	1.5V I/O Levels
1	LH28F160S3HNS-TR	LH28F160S3H-L120	LH28F160S3H-L100

LHF16KTR

8 Package and packing specification	
[Applicability]	
This specification applies to IC package	of the LEAD-FREE delivered as a standard specification.
1.Storage Conditions.	
1-1. Storage conditions required before ope	ning the dry packing.

- Normal temperature : 5~40°C
- Normal humidity : 80%( Relative humidity) max.
  - \*"Humidity" means "Relative humidity"

1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage conditions apply:

- (1) Storage conditions for one-time soldering. (Convection reflow<sup>\*1</sup>, IR/Convection reflow.<sup>\*1</sup>, or Manual soldering.)
  - Temperature :  $5 \sim 25^{\circ}$ C
  - Humidity : 60% max.
  - Period : 72 hours max. after opening.

### (2) Storage conditions for two-time soldering. (Convection reflow<sup>\*1</sup>, IR/Convection reflow.<sup>\*1</sup>)

- a. Storage conditions following opening and prior to performing the 1st reflow.
- Temperature : 5∼25℃
- Humidity : 60% max.
- Period : 72 hours max. after opening.
- b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
- Temperature : 5∼25℃
- Humidity : 60% max.
- Period : 72 hours max. after completion of the 1st reflow.

<sup>\*1</sup>:Air or nitrogen environment.

### 1-3. Temporary storage after opening.

To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The storage period, temperature and humidity must be as follows :

- (1) Storage temperature and humidity.
  - $\times 1$ : External atmosphere temperature and humidity of the dry packing.

First opening	← X1> ]	Re∙sealing <b>∢</b> Y	Re-opening	<b>▲</b> X2 —	→ Mounting
→ X1 Temperature : 5~40°C Humidity : 80% max.	5∼25℃ 60% max.	→→→ ×1 5 80% m		5~25°C 60% max.	

### (2) Storage period.

• X1 + X2: Refer to Section 1-2(1) and (2)a, depending on the mounting method.

• Y : Two weeks max.




- 2. Baking Condition.
  - (1) Situations requiring baking before mounting.
    - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
    - · Humidity indicator in the desiccant was already red (pink) when opened.
      - ( Also for re-opening.)
  - (2) Recommended baking conditions.
    - Baking temperature and period :  $120^{\circ}$ C for  $16 \sim 24$  hours or  $150^{\circ}$ C for  $5 \sim 10$  hours.
    - The above baking conditions do not apply since the embossed carrier tape are not heat-resistant . Replace the devices on heat-resistant carrier .
  - (3) Storage after baking.
    - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3. Surface mount conditions.
  - The following soldering condition are recommended to ensure device quality.
- 3-1. Soldering.
- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
  - Temperature and period :
    - A) Peak temperature.
    - B) Heating temperature.
    - C) Preheat temperature.
- 40 to 60 seconds as  $220^{\circ}$ C It is 150 to  $200^{\circ}$ C, and is  $120\pm30$  seconds

It is 1 to 3°C/seconds

250°C max.

- D) Temperature increase rate.
- Measuring point : IC package surface.
- Temperature profile:





51

- (2) Manual soldering ( soldering iron ) ( one-time soldering only ) Soldering iron should only touch the IC's outer leads.
  - Temperature and period :
    - 350°C max. for 3 seconds / pin max.
    - (Soldering iron should only touch the IC's outer leads.)
  - Measuring point : Soldering iron tip.
- 4. Condition for removal of residual flux.
  - (1) Ultrasonic washing power : 25 watts / liter max.
  - (2) Washing time : Total 1 minute max.
  - (3) Solvent temperature :  $15 \sim 40^{\circ}$ C
- 5. Package outline specification.

Refer to the attached drawing.

(Plastic body dimensions do not include burr of resin.)

The contents of LEAD-FREE TYPE application of the specifications. (\*2)

### 6. Markings.

6-1. Marking details. (The information on the package should be given as follows.)

- (1) Product name : LH28F160S3HNS-TR
- (2) Company name : SHARP
- (3) Date code : (Example) YYWW XXX
  - $YY \rightarrow D$ enotes the production year. (Last two digits of the year.)
  - WW  $\rightarrow$  Denotes the production week.  $(01 \cdot 02 \cdot \cdots \cdot 52 \cdot 53)$
  - XXX  $\rightarrow$  Denotes the production ref. code (1~3 digits).
- (4) "JAPAN" indicates the country of origin.

### 6-2. Marking layout.

The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)


LEAD FINISH or BALL TYPE	LEAD-FREE TYPE (Sn-Bi)
DATE CODE	They are those with an underline.
The word of "LEAD FREE" is printed on the packing label	Printed

### \*2 The contents of LEAD-FREE TYPE application of the specifications.



LHF16KTR

(Note) It is those with an underline printing in a date code because of a LEAD-FREE type.



52

7.Packing specifications (Embossed carrier tape specifications)

This standard applies to the embossed carrier tape specifications for ICs supplied by SHARP CORPORATION. SHARP's embossed carrier tape specifications are generally based on those described in JIS C 0806 (Japanese Industrial Standard) and EIA481A.

### 7-1. Tape structure

The embossed carrier tape is made of conductive plastic. The embossed portions of the carrier tape are filled with IC packages and a top covering tape is used to enclose them.

7-2. Taping reel and embossed carrier tape size

For the taping reel and embossed carrier tape sizes, refer to the attached drawing.

7-3.IC package enclosure direction in embossed carrier tape

The IC package enclosure direction in the embossed portion relative to the direction in which the tape is pulled is indicated by an index mark on the package (indicating the No. 1 pin) shown in the attached drawing.

7-4. Missing IC packages in embossed carrier tape

The number of missing IC packages in the embossed carrier tape per reel should not exceed either 1 or 0.1 % of the total contained on the tape per reel, whichever is larger. There should never be more than two consecutive missing IC packages.


7-5. Tape joints

There is no joint in an embossed carrier tape.

7-6. Peeling strength of the top covering tape

Peeling strength must meet the following conditions.

- (1) Peeling angle at  $165 \sim 180^{\circ}$
- (2) Peeling speed at 300mm/min.
- (3) Peeling strength at  $0.2 \sim 0.7$  N ( $20 \sim 70$  gf).





### 7-7. Packing

- (1) The top covering tape (leader side) at the leading edge of the embossed carrier tape, and the trailing edge of the embossed carrier tape, should both be held in place with paper adhesive tape at least 30 mm in length.
- (2) The leading and trailing edges of the embossed carrier tape should be left empty (with embossed portions not filled with IC packages) in the attached drawing.
- (3) The number of IC packages enclosed in the embossed carrier tape per reel should generally comply with the list given below.

Number of IC Packages/	Number of IC Packages/	Number of IC Packages/
Reel	Inner carton	Outer carton
750 devices / Reel	750 devices / Inner carton	3750 devices / Outer carton

### 7-8. Indications

The following should be indicated on the taping reel and the packing carton.

- Part Number (Product Name) · Storage Quantity · Packed Date
- Manufacture's Name (SHARP)

Note : The IC taping direction is indicated by " E1 " or " E2 " suffixed to the part number . E2 : Equivalent to " B " of the JIS C 0806 standard.


### 7-9. Protection during transportation

The IC packages should have no deformation and deterioration of their electrical characteristics resulting from transportation.


### 8.Precautions for use.

- (1) Opening must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
- (2) The devices should be mounted within one year of the date of delivery.

LHF16KTR



























LHF16KTR

Flash memory LHFXXKXX family Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto WE# signal or power supply, may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

1) Protecting data in specific block

Setting the lock bit of the desired block and pulling WP# low disables the writing operation on that block. By using this feature, the flash memory space can be divided into, for example, the program section(locked section) and data section(unlocked section).

By controlling WP#, desired blocks can be locked/unlocked through the software. For further information on setting/resetting block bit, refer to the specification. (See chapter 4.12 and 4.13.)

2) Data protection through Vpp

When the level of Vpp is lower than VPPLK (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage, refer to the specification. (See chapter 6.2.3.)

3) Data protection through RP#

When the RP# is kept low during power up and power down sequence such as voltage transition, write operation on the flash memory is disabled, write protecting all blocks.


For the details of RP# control, refer to the specification. (See chapter 5.6 and 6.2.7.)

61

### A-1 RECOMMENDED OPERATING CONDITIONS

### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

### A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time	1, 2		1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V


NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.  $t_R(Max.)$  and  $t_F(Max.)$  for RP# (RST#) are 100 $\mu$ s/V.

### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

### A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

## **SHARP**®

#### NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

### TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

### CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

#### No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

#### SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

### HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

#### JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

### KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819