Stacked Chip 16M (x16) Flash and 2M (x16) SRAM

(Model No.: LRS1360C)

Spec No.: EL126089

Issue Date: July 17, 2000



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - •Instrumentation and measuring equipment
 - Machine tools
 - •Audiovisual equipment
 - Home appliance
 - •Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - •Mainframe computers
 - •Traffic control systems
 - •Gas leak detectors and automatic cutoff devices
 - •Rescue and security equipment
 - •Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - •Aerospace equipment
 - •Communications equipment for trunk lines
 - •Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



Contents
1. Description
2. Pin Configuration
3. Truth Table
4. Block Diagram
5. Command Definitions for Flash Memory65.1 Command Definitions65.2. Identifier Codes75.3. Write Protection Alternatives7
6. Status Register Definition. 8
7. Memory Map for Flash Memory
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory 13 12.1 AC Test Conditions 13 12.2 Read Cycle 13 12.3 Write Cycle (F-WE Controlled) 14 12.4 Write Cycle (F-CE Controlled) 15 12.5 Block Erase, Full Chip Erase, Word Write and Lock-Bits Configuration Performance 16 12.6 Flash Memory AC Characteristics Timing Chart 17 12.7 Reset Operations 20
13. AC Electrical Characteristics for SRAM 21 13.1 AC Test Conditions 21 13.2 Read Cycle 21 13.3 Write Cycle 22 13.4 SRAM AC Characteristics Timing Chart 23
14. Data Retention Characteristics for SRAM
15. Notes
16. Flash Memory Data Protection
17. Design Considerations
18. Related Document Information 30
19. Package and Packing Specification



1. Description

The LRS1360C is a combination memory organized as $1,048,576 \times 16$ bit flash memory and $131,072 \times 16$ bit static RAM in one package.

Features

- Power supply 2.7V to 3.6V
 Operating temperature •••• -25°C to +85°C
- Not designed or rated as radiation hardened
- 72 pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon.

Flash Memory

- Access Time •••• 90 ns (Max.)
- Power Supply current (The current for F-V $_{\rm CC}$ pin and F-V $_{\rm CCW}$ pin)

Read $\bullet \bullet \bullet \bullet \bullet$ 25 mA (Max. t_{CYCLE} = 200ns, CMOS Input) Word write $\bullet \bullet \bullet \bullet \bullet$ 57 mA (Max.)

Block erase

• • • • 42 mA (Max.)

Reset Power-Down $\bullet \bullet \bullet \bullet \quad 20 \mu A \qquad (Max. \ F-\overline{RP} = GND \pm 0.2V, \\ I_{OUT}(F-RY/\overline{BY}) = 0mA)$

Standby $\bullet \bullet \bullet \bullet \quad 30 \mu A \qquad (Max. F-\overline{CE} = F-\overline{RP} = F-V_{CC} \pm 0.2V)$

- Optimized Array Blocking Architecture for each Bank.

Two 4k-word Boot Blocks

Six 4k-word Parameter Blocks

Thirty-one 32k-word Main Blocks

Top Boot Location

- Extended Cycling Capability

100,000 Block Erase Cycles $(F-V_{CCW} = 2.7 \text{ to } 3.6V)$

1,000 Block Erase Cycles and total 80 hours (F-V_{CCW} = 11.7 to 12.3V)

- Enhanced Automated Suspend Options

Word Write Suspend to Read

Block Erase Suspend to Word Write

Block Erase Suspend to Read

SRAM

- Access Time •••• 85 ns (Max.)
- Power Supply current

Operating current •••• 45 mA (Max. t_{RC} , t_{WC} = Min.)

• • • • 8 mA (Max. t_{RC} , t_{WC} = 1 μ s, CMOS Input)

Standby current $\bullet \bullet \bullet \bullet \quad 10 \mu A \qquad (Max.)$

Data retention current $\bullet \bullet \bullet \bullet \bullet 10 \mu A$ (Max. S-V_{CC} = 3.0V)



2. Pin Configuration (TOP View) INDEX 2 3 4 5 6 7 8 9 10 1 11 12 GND NC NC NC **A**11 A15 A13 NCNC NC A14 A12 Α $\left(DQ_{15}\right)$ S-WE DQ7 В (DQ14 A16 **A**8 **A**10 **A**9 F-RY/BY \mathbf{C} DQ13 DQ6 DQ4 DQ5 T_1 Т3 D GND F-RP T2 T4 DQ12 S-CE2 DQ11 $F-\overline{WP}$ F-Vccw Е F-A19 T5 DQ10 DQ2 DQ3 F S-LB S-UB S-OE DQ9 DQ8 DQ0DQ1 NC S-CE1 \mathbf{G} **A**6 **A**3 A2NC NC F-CE GND F-OE Η A_0

Note) From T1 to T5 pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.



Pin	Description	Type
A ₀ to A ₁₆	Address Inputs (Common)	Input
F-A ₁₇ to F-A ₁₉	Address Inputs (Flash)	Input
F-CE	Bank Enable Inputs (Flash)	Input
\overline{S} - \overline{CE}_1 , S - \overline{CE}_2	Chip Enable Inputs (SRAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM)	Input
F- OE	Output Enable Input (Flash)	Input
S- OE	Output Enable Input (SRAM)	Input
S- LB	SRAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
S- UB	SRAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
$F-\overline{RP} \begin{tabular}{ll} Reset Power Down Input (Flash) \\ Block erase and Write : V_{IH} \\ Read : V_{IH} \\ Reset Power Down : V_{IL} \\ \end{tabular}$		Input
F-WP	Write Protect Input (Flash) Two Boot Blocks Locked: V _{IL}	Input
F-RY/ BY	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{CCW}	Write, Erase Power Supply (Flash) Block Erase and Write: F-V _{CCW} = V _{CCWH1/2} All Blocks Locked: F-V _{CCW} < V _{CCWLK}	Power
GND	GND (Common)	Power
NC	Non Connection (Should be all open)	-
T ₁ to T ₅	Test pins (Should be all open)	_

3.	Truth	Table ⁽¹⁾
J.	Huni	rabic

3. Truth rapie															
Flash	SRAM	Notes	F-CE	F-RP	F-OE	F-WE	$S-\overline{CE}_1$	S-CE ₂	S-OE	S-WE	S- LB	S-UB	DQ_0 to DQ_{15}		
Read		3,5			L								D _{OUT}		
Output Disable	Standby	5	L	Н	Н	Н	(6)		(6)		X	X	(0	5)	High-Z
Write		2,3,4,5				L							D _{IN}		
	Read	5		Н	X				L	Н		(7)		
Standby	Output	5	Н			X X	Y	L	Н	Н	Н	X	X	High-Z	
Standby	Disable	3	11					11	X	X	Н	Н	Iligii-Z		
	Write	5							X	L		(7)		
	Read	5		L	X				L	Н		(7)		
Reset Power	Output	5	X			X	v	L	Н	Н	Н	X	X	High-Z	
Down	Disable	3	Λ				L	11	X	X	Н	Н	Iligii-Z		
	Write	5							X	L		(7)		
Standby		5	Н	Н											
Reset Power Down	Power Standby	5	X	L	X	X	(0	6)	X	X	(0	5)	High-Z		

Notes:

- L = V_{IL}, H = V_{IH}, X = H or L. Refer to DC Characteristics. High-Z = High impedance.
 Command Writes involving block erase, full chip erase, word write, or lock-bit configuration are reliably executed when F-V_{CCW} = V_{CCWH1/2} and F-V_{CC} = 2.7V to 3.6V.
 Block erase, full chip erase, word write, or lock-bit configuration with F-V_{CCW} < V_{CCWH1/2} (Min.) produce spurious results and should not be attempted.
- 3. Never hold F-OE low and F-WE low at the same timing.
- 4. Refer Section 5. Command Definitions for Flash Memory valid D_{IN} during a write operation. 5. F-WP set to $V_{IL\ or}\ V_{IH}$.


6. SRAM Standby Mode

o. bid in Standby Mode								
$S-\overline{CE}_1$	S-CE ₂	S- LB	S-UB					
Н	X	X	X					
X	L	X	X					
X	X	Н	Н					

7. S-UB, S-LB Control Mode

S- LB	S-UB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅
L	L	D _{OUT} /D _{IN}	D _{OUT} /D _{IN}
L	Н	D _{OUT} /D _{IN}	High-Z
Н	L	High-Z	D _{OUT} /D _{IN}

4. Block Diagram





5. Command Definitions for Flash Memory⁽¹⁾

5.1 Command Definitions

C	Bus Cycles	NI-4-	F	irst Bus Cycl	le	Second Bus Cycle			
Command	Required	Note	Oper ⁽²⁾	Address ⁽³⁾	Data	Oper ⁽²⁾	Address ⁽³⁾	Data ⁽³⁾	
Read Array / Reset	1		Write	XA	FFH				
Read Identifier Codes	≥ 2	4	Write	XA	90H	Read	IA	ID	
Read Status Register	2		Write	XA	70H	Read	XA	SRD	
Clear Status Register	1		Write	XA	50H				
Block Erase	2	5	Write	XA	20H	Write	BA	D0H	
Full Chip Erase	2	5	Write	XA	30H	Write	XA	D0H	
Word Write	2	5	Write	XA	40H or 10H	Write	WA	WD	
Block Erase and Word Write Suspend	1	5,9	Write	XA	ВОН				
Block Erase and Word Write Resume	1	5,9	Write	XA	D0H				
Set Block Lock Bit	2	7	Write	XA	60H	Write	BA	01H	
Clear Block Lock Bits	2	6,7	Write	XA	60H	Write	XA	D0H	
Set Permanent Lock Bit	2	8	Write	XA	60H	Write	XA	F1H	

- 1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- 2. Bus operations are defined in 3. Truth Table.
- 3. XA = Any valid address within the device.
 - IA = Identifier code address.
 - BA = Address within the block being erased.
 - WA = Address of memory location to be written.
 - SRD = Data read from status register (See 6. Status Register Definition).
 - WD = Data to be written at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F-\overline{CE}$ (whichever goes high first).
 - ID = Data read from identifier codes (See 5.2 Identifier Codes).
- 4. See Identifier Codes at next page.
- 5. See Write Protection Alternatives in section 5.3.
- 6. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 7. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- 8. Once the permanent lock-bit is set, it cannot be cleared.
- 9. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than 15ms and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.



5.2 Identifier Codes⁽³⁾

Codes	Address [A ₁₉ - A ₀]	Data [DQ ₁₅ - DQ ₀]
Manufacture Code	00000Н	00B0H
Device Code	00001H	00E8H
Block Lock Configuration ⁽²⁾	BA ⁽¹⁾ + 2	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked
Permanent Lock Configuration ⁽²⁾	00003Н	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked

Notes:

- $1. \ \ BA \ selects \ the \ specific \ block \ lock \ configuration \ code \ to \ be \ read.$
- 2. DQ_{15} DQ_1 are reserved for future use.
- 3. Read Identifier Codes command is defined in 5.1 Command Definitions.

5.3 Write Protection Alternatives

Operation	F-V _{CCW}	F-RP	F-WP	Permanent Lock-Bit	Block Lock-Bit	Effect
	≤V _{CCWLK}	X	X	X	X	All Blocks Locked.
		V_{IL}	X	X	X	All Blocks Locked.
Block Erase or			V _{IL}		0	2 Boot Blocks Locked.
Word Write	>V _{CCWLK} ⁽¹⁾	V_{IH}	V _{IH}	X	U	Block Erase and Word Write Enabled.
		* IH	V_{IL}	Λ	1	Block Erase and Word Write Disabled.
			V _{IH}		1	Block Erase and Word Write Disabled.
	≤V _{CCWLK}	X	X	X	X	All Blocks Locked.
		V_{IL}	X	X	X	All Blocks Locked.
Full Chip Erase	>V _{CCWLK} ⁽¹⁾	V _{IH}	V _{IL}	X	X	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are Not Erased.
			V _{IH}	Λ		All Unlocked Blocks are Erased. Locked Blocks are Not Erased.
	≤V _{CCWLK}	X	X	X	X	Set Block Lock-Bit Disabled.
Set Block		V _{IL}	X	X	X	Set Block Lock-Bit Disabled.
Lock-Bit	>V _{CCWLK} ⁽¹⁾	V _{IH}	X	0	X	Set Block Lock-Bit Enabled.
		' IH	X	1	X	Set Block Lock-Bit Disabled.
	\leq V _{CCWLK}	X	X	X	X	Clear Block Lock-Bits Disabled.
Clear Block		V_{IL}	X	X	X	Clear Block Lock-Bits Disabled.
Lock-Bits	>V _{CCWLK} ⁽¹⁾	V _{IH}	X	0	X	Clear Block Lock-Bits Enabled.
		' IH	X	1	X	Clear Block Lock-Bits Disabled.
	≤V _{CCWLK}	X	X	X	X	Set Permanent Lock-Bit Disabled.
Set Permanent Lock-Bit	V (1)	V _{IL}	X	X	X	Set Permanent Lock-Bit Disabled.
	>V _{CCWLK} ⁽¹⁾	V_{IH}	X	X	X	Set Permanent Lock- Bit Enabled.

Note:

1. $F-V_{CCW}$ is guaranteed only with the nominal voltages.



WSMS	BESS	ECBLBS	WWSLBS	VCCWS	WWSS	DPS	R			
7	6	5	4	3	2	1	0			
1= Ready 0= Busy SR.6= BLOO 1= Block	CK ERASE SUS Erase Suspende	PEND STATUS d			rite or Lock-Bit	termine Block E configuration co				
SR.5 = ERAS STAT 1 = Error Lock- 0 = Succe Block	Erase in Progres E AND CLEAR US (ECBLBS) in Block Erase, Bits ssful Block Era Lock-Bits D WRITE AND	E BLOCK LOCI Full Chip Erase ase, Full Chip	or Clear Block	Erase, Word V improper comm	Vrite, or Lock- land sequence w provide a con	after a Block E Bit configuration was entered. tinuous indication	on attempt, an on of F-V $_{ m CCW}$			
STAT 1 = Error Lock-	US (WWSLBS) in Word Write of Bit ssful Word Write	r Set Block/Perr	manent	Erase, Word V sequences. SR.3	Write, or Lock is not guarante	ly after Block Ex-Bit Configura sed to reports -V _{CCW} ≠ V _{CCW}	tion command			
-	CW STATUS (VC CW Low Detect, CW OK		t	and block lock the permanent	bit and F-WP lock-bit, block	nuous indication values. The WS lock-bit and F-	M interrogates WP only after			
1= Word	WRITE SUSPI Write Suspended Write in Progres	d	WWSS)	Block Erase, Full Chip Erase, Word Write, or Lock-Bit C figuration command sequences. It informs the system, depeing on the attempted operation, if the block lock-bit is permanent lock-bit is set and/or F-WP is V _{IL} . Reading						
1= Block Lock	DEVICE PROTECT STATUS (DPS) Block Lock-Bit, Permanent Lock-Bit and/or F-WP Lock Detected, Operation Abort Unlocked block lock and permanent lock configuration codes after ing the Read Identifier Codes command indicates permanent and block lock-bit status.									
SR.0= RESE	RVED FOR FU	TURE ENHAN	CEMENTS (R)			and should be ma	asked out when			



7. Memory Map for Flash Memory

A19 ~ A0]			
FFFFF FF000	4K-word Boot Block 0]	
FEFFF FE000	4K-word Boot Block 1]	
FDFFF FD000	4K-word Parameter Block 0	1	
FCFFF FC000	4K-word Parameter Block 1	1	
FBFFF FB000	4K-word Parameter Block 2	1	
FAFFF FA000	4K-word Parameter Block 3	1	
F9FFF F9000	4K-word Parameter Block 4	1	
F8FFF F8000	4K-word Parameter Block 5	1	
F7FFF F0000	32K-word Main Block 0	1	
EFFFF E8000	32K-word Main Block 1	1	
E7FFF E0000	32K-word Main Block 2	1	
DFFFF D8000	32K-word Main Block 3	1	
D7FFF D0000	32K-word Main Block 4	1	
CFFFF C8000	32K-word Main Block 5	1	
C7FFF C0000	32K-word Main Block 6	1	
BFFFF B8000	32K-word Main Block 7	1	
B7FFF B0000	32K-word Main Block 8	1	
AFFFF A8000	32K-word Main Block 9	1	
A7FFF	32K-word Main Block 10	†	
A0000 9FFFF 98000	32K-word Main Block 11	1	
97FFF 90000	32K-word Main Block 12	1	
8FFFF 88000	32K-word Main Block 13	1	
87FFF 80000	32K-word Main Block 14	1	
7FFFF 78000	32K-word Main Block 15	1	
77FFF 70000	32K-word Main Block 16	1	
6FFFF 68000	32K-word Main Block 17	1	
67FFF	32K-word Main Block 18	1	
60000 5FFFF	32K-word Main Block 19	1	
58000 57FFF	32K-word Main Block 20	1	
50000 4FFFF	32K-word Main Block 21	1	
48000 47FFF	32K-word Main Block 22	†	
40000 3FFFF	32K-word Main Block 23	1	
38000 37FFF	32K-word Main Block 24	†	
30000 2FFFF	32K-word Main Block 25	1	
28000 27FFF	32K-word Main Block 26	†	
20000 1FFFF	32K-word Main Block 27	1	
18000 17FFF	32K-word Main Block 28	1	
10000 0FFFF	32K-word Main Block 29	1	
08000 07FFF	32K-word Main Block 30	1	
00000 _	- III or a tam Brook 50	7	

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V _{CC}	Supply voltage 1,2		-0.2 to +4.6	V
V _{IN}	Input voltage	1,2,3,5	-0.2 to +3.9	V
T_{A}	Operating temperature		-25 to +85	°C
T _{STG}	Storage temperature		-65 to +125	°C
F-V _{CCW}	F-V _{CCW} voltage	1,3,4	-0.3 to +13.0	V

Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.

- Except F-V_{CCW}.
 -1.0V undershoot and V_{CC} +1.0V overshoot are allowed when the pulse width is less than 20 nsec.
 Applying 12V ± 0.3V to F-V_{CCW} during erase/write can only be done for a maximum of 1000 cycles on each block. F-V_{CCW} may be connected to 12V ± 0.3V for total of 80 hours maximum. +13.0V overshoot is allowed when the pulse width is less
- 5. V_{IN} should not be over $V_{CC} + 0.3V$.

9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	2	2.7	3.0	3.6	V
V _{IH}	Input Voltage	1	2.0		V _{CC} +0.2	V
V _{IL}	Input Voltage		-0.2		0.4	V

Notes:

- 1. V_{CC} is the lower one of F- V_{CC} and S- V_{CC} .
- 2. V_{CC} includes both F-V_{CC} and S-V_{CC}.

10. Pin Capacitance

 $(T_A = 25^{\circ}C, f = 1MHz)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Condition
C_{IN}	Input capacitance	1			10	pF	$V_{IN} = 0V$
C _{I/O}	I/O capacitance	1			20	pF	$V_{I/O} = 0V$

Note:

1. Sampled but not 100% tested.



11. DC Electrical Characteristics⁽⁶⁾

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}, V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
I _{LI}	Input Leakage Current			71	±1.5	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current				±1.5		$V_{OUT} = V_{CC}$ or GND
I _{CCS}	F-V _{CC} Standby Current	4		2	15	μΑ	$\frac{\text{CMOS Input}}{\text{F-CE} = \text{F-RP} = \text{F-V}_{\text{CC}} \pm 0.2\text{V}}$
ices	1-vec standby current	+		0.2	2	mA	$\begin{array}{l} TTL \ Input \\ F-\overline{CE} = F-\overline{RP} = V_{IH} \end{array}$
I_{CCAS}	F-V _{CC} Auto Power-Save Current	3,4		2	15	μΑ	$\frac{\text{CMOS Input}}{\text{F-CE} = \text{GND} \pm 0.2\text{V}}$
I_{CCD}	F-V _{CC} Reset Power-Down Current	4		2	15	μΑ	$ \begin{aligned} & \text{F-}\overline{\text{RP}} = \text{GND} \pm 0.2\text{V} \\ & \text{I}_{\text{OUT}}(\text{F-RY/}\overline{\text{BY}}) = 0\text{mA} \end{aligned} $
т	E.V. Bood Current	4		15	25	mA	$\overline{\text{CMOS}}$ Input F- $\overline{\text{CE}}$ = GND, f = 5MHz, I_{OUT} = 0mA
I _{CCR}	F-V _{CC} Read Current	4			30	mA	$\begin{array}{l} \hline TTL \ Input \\ F-\overline{CE} = V_{IL}, \ f = 5MHz, \ I_{OUT} = 0mA \end{array}$
I	F-V _{CC} Word Write or Set Lock-Bit	8		5	17	mA	$F-V_{CCW} = V_{CCWH1}$
I_{CCW}	Current	0		5	12	mA	$F-V_{CCW} = V_{CCWH2}$
Ĭ	F-V _{CC} Block Erase, Full Chip Erase or	8		4	17	mA	$F-V_{CCW} = V_{CCWH1}$
I _{CCE}	Clear Block Lock-Bits Current	0		4	12	mA	$F-V_{CCW} = V_{CCWH2}$
I _{CCWS}	F-V _{CC} Word Write or Block Erase Suspend Current			1	6	mA	$F-\overline{CE} = V_{IH}$
I _{CCWS}	F-V _{CCW} Standby or Read Current	4		±2	±15	μΑ	$F-V_{CCW} \le F-V_{CC}$
I_{CCWR}	1 - Vecw Standby of Read Current	4		10	200	μΑ	F-V _{CCW} > F-V _{CC}
I _{CCWAS}	F-V _{CCW} Auto Power-Save Current	3,4		0.1	5	μΑ	$ CMOS Input F-\overline{CE} = GND \pm 0.2V $
I_{CCWD}	F-V _{CCW} Reset Power-Down Current	4		0.1	5	μΑ	$F-\overline{RP} = GND \pm 0.2V$
I _{CCWW}	F-V _{CCW} Word Write or Set Lock-Bit	8		12	40		$F-V_{CCW} = V_{CCWH1}$
-ccww	Current	0			30		$F-V_{CCW} = V_{CCWH2}$
I _{CCWE}	F-V _{CCW} Block Erase, Full Chip Erase	8		8	25	mA	$F-V_{CCW} = V_{CCWH1}$
-CCWE	or Clear Block Lock-Bits Current	o o			20	mA	$F-V_{CCW} = V_{CCWH2}$
	F-V _{CCW} Word Write or Block Erase Suspend Current			10	200	μA	$F-V_{CCW} = V_{CCWH1/2}$
I_{SB}	S-V _{CC} Standby Current			0.5	10	μΑ	$S-\overline{CE}_1$, $S-CE_2 \ge S-V_{CC} - 0.2V$ or $S-CE_2 \le 0.2V$
I _{SB1}	S-V _{CC} Standby Current				3		$S-\overline{CE}_1 = V_{IH} \text{ or } S-CE_2 = V_{IL}$
I _{CC1}	S-V _{CC} Operation Current				45	mA	$\begin{aligned} & S \text{-}\overline{CE}_1 = V_{IL}, \\ & S \text{-}CE_2 = V_{IH} \\ & V_{IN} = V_{IL} \text{ or } V_{IH} \end{aligned} \qquad \begin{aligned} & t_{CYCLE} = \text{Min.} \\ & I_{I/O} = 0 \text{mA} \end{aligned}$
I _{CC2}	S-V _{CC} Operation Current				8	mA	$\begin{split} & \overline{S} \cdot \overline{CE}_1 = 0.2V, \\ & S \cdot CE_2 = SV_{CC} \cdot 0.2V, \\ & V_{IN} = S \cdot V_{CC} \cdot 0.2V \\ & \text{or } 0.2V \end{split} \qquad \begin{aligned} & t_{CYCLE} = 1 \mu A \\ & I_{I/O} = 0 mA \end{aligned}$



DC Electrical Characteristics (Continue)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
$V_{\rm IL}$	Input Low Voltage	8	-0.2		0.4	V	
V _{IH}	Input High Voltage	8	2.0		V _{CC} +0.2	V	
V _{OL}	Output Low Voltage	2,8			0.4	V	$I_{OL} = 0.5 \text{mA}$
V _{OH}	Output High Voltage	2,8	2.0			V	$I_{OH} = -0.5 \text{mA}$
V _{CCWLK}	F-V _{CCW} Lockout during Normal Operations	5,8			1.5	V	
V _{CCWH1}	F-V _{CCW} during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations		2.7		3.6	V	
V _{CCWH2}	F-V _{CCW} during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations	7	11.7		12.3	V	
V_{LKO}	F-V _{CC} Lockout Voltage		2.0			V	

- 1. All currents are in RMS unless otherwise noted. Reference values at $V_{CC} = 3.0 \text{V}$ and $T_A = +25 ^{\circ}\text{C}$.
- 2. Includes F-RY/BY.
- 3. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.
- 4. CMOS inputs are either $V_{CC} \pm 0.2 V$ or GND $\pm 0.2 V$. TTL inputs are either V_{IL} or V_{IH} .
- 5. Block erases, full chip erase, word writes and lock-bits configurations are inhibited when F-V_{CCW} \leq V_{CCWLK} and not guaranteed in the range between V_{CCWLK} (Max.) and V_{CCWH} (Min.), and above V_{CCWH} (Max.).
- 6. V_{CC} includes both F-V_{CC} and S-V_{CC}.
- 7. Applying V_{CCWH2} to $F-V_{CCW}$ during erase/write can only be done for a maximum of 1000 cycles on each block. $F-V_{CCW}$ may be connected to V_{CCWH2} for a total of 80 hours maximum.
- 8. Sampled, not 100% tested.



12. AC Electrical Characteristics for Flash Memory

12.1 AC Test Conditions

Input pulse level	0V to 2.7V
Input rise and fall time	10ns
Input and Output timing Ref. level	1.35V
Output load	1TTL + C _L (50pF)

12.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		90		ns
t _{AVQV}	Address to Output Delay			90	ns
t _{ELQV}	F-CE to Output Delay	1		90	ns
t _{PHQV}	F-RP High to Output Delay			600	ns
t _{GLQV}	F-OE to Output Delay	1		40	ns
t _{ELQX}	F-CE to Output in Low-Z		0		ns
t _{EHQZ}	F-CE High to Output in High-Z			40	ns
t _{GLQX}	F-OE to Output in Low-Z		0		ns
t _{GHQZ}	F-OE High to Output in High-Z			15	ns
t _{OH}	Output Hold form Address, F-CE or F-OE Change, Whichever Occurs First		0		ns

Note:

1. $F-\overline{OE}$ may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of $F-\overline{CE}$ without impact on t_{ELQV}



12.3 Write Cycle (F-WE Controlled)(1,5)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHWL}	F-RP High Recovery to F-WE Going Low	2	1		μs
t _{ELWL}	F-CE Setup to F-WE Going Low		10		ns
t _{WLWH}	F-WE Pulse Width		50		ns
t _{SHWH}	F-WP V _{IH} Setup to F-WE Going High	2	100		ns
t _{VPWH}	F-V _{CCW} Setup to F-WE Going High	2	100		ns
t _{AVWH}	Address Setup to F-WE Going High	3	50		ns
$t_{\rm DVWH}$	Data Setup to F-WE Going High	3	50		ns
t _{WHDX}	Data Hold from F-WE High		0		ns
t _{WHAX}	Address Hold from F-WE High		0		ns
t _{WHEH}	F-CE Hold from F-WE High		10		ns
t _{WHWL}	F-WE Pulse Width High		30		ns
t _{WHRL}	F-WE going High to F-RY/BY Going Low			100	ns
t _{WHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{CCW} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t _{QVSL}	F-WP V _{IH} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns

- 1. Read timing characteristics during block erase, full chip erase, word write and lock-bit configurations are the same as during read-only operations. Refer to AC Characteristics for read cycle.
- 2. Sampled, not 100% tested.
- 3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.
- 4. F-V_{CC} should be held at $V_{CCWH1/2}$ until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5 = 0).
- 5. It is written when F-\overline{CE} and F-\overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F-\overline{WE} or F-\overline{CE} (Whichever goes high first).



12.4 Write Cycle (F- $\overline{\text{CE}}$ Controlled)^(1,5)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHEL}	F-RP High Recovery to F-CE Going Low	2	1		μs
t _{WLEL}	F-WE Setup to F-CE Going Low		0		ns
t _{ELEH}	F-CE Pulse Width		65		ns
t _{SHEH}	F-WP V _{IH} Setup to F-CE Going High	2	100		ns
t _{VPEH}	F-V _{CCW} Setup to F-CE Going High	2	100		ns
t _{AVEH}	Address Setup to F-CE Going High	3	50		ns
t _{DVEH}	Data Setup to F-CE Going High	3	50		ns
t _{EHDX}	Data Hold from F-CE High		0		ns
t _{EHAX}	Address Hold from F-CE High		0		ns
t _{EHWH}	F-WE Hold from F-CE High		0		ns
t _{EHEL}	F-CE Pulse Width High		25		ns
t _{EHRL}	F-CE going High to F-RY/BY Going Low or SR.7 Going "0"			100	ns
t _{EHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{CC} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t _{QVSL}	F-WP V _{IH} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns

- 1. In systems where F-\overline{CE} defines the write pulse width (within a longer F-\overline{WE} timing waveform), all setup, hold and inactive F-\overline{WE} times should be measured relative to the F-\overline{CE} waveform.
- 2. Sampled, not 100% tested.
- 3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.
- 4. F-V_{CCW} should be held at V_{CCWH1/2} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5=0).
- 5. It is written when F-\overline{CE} and F-\overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F-\overline{WE} or F-\overline{CE} (Whichever goes high first).




12.5 Block Erase, Full Chip Erase, Word Write and Block Lock-Bits Configuration Performance⁽³⁾


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

C11	D.		Notes	$F-V_{CCW} = 2.7V \text{ to } 3.6V$		$F-V_{CCW} = 11$.7V to 12.3V	TT 14
Symbol	Pai	Parameter		Typ.(1)	Max.	Typ.(1)	Max.	Unit
t _{WHQV1}	Word Write Time	32K-Word Block	2	33	200	20		μs
t _{EHQV1}	word write rime	4K-Word Block	2	36	200	27		μs
	Block Write Time	32K-Word Block	2	1.1	4	0.66		S
	Block write Time	4K-Word Block	2	0.15	0.5	0.12		S
t _{WHQV2}	Block Erase Time	32K-Word Block	2	1.2	6	0.9		s
t _{EHQV2}	Block Erase Time	4K-Word Block	2	0.6	5	0.5		S
	Full Chip Erase Time		2	42	210	32		S
t _{WHQV3} t _{EHQV3}	Set Lock-Bit Time		2	56	200	42		μs
$t_{\rm WHQV4} \\ t_{\rm EHQV4}$	Clear Block Lock-Bits	Time	2	1	5	0.69		s
$t_{WHRZ1} \\ t_{EHRZ1}$	Word Write Suspend L	Latency Time to Read	4	6	15	6	15	μs
t _{WHRZ2} t _{EHRZ2}	Erase Suspend Latency	y Time to Read	4	16	30	16	30	μs

- 1. Reference values at $T_A = +25$ °C and $F-V_{CC} = 3.0V$, $F-V_{CCW} = 3.0V$ or 12.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.
- 3. Sampled, not 100% tested.
- 4. A Latency time is required from issuing suspend command ($F-\overline{WE}$ or $F-\overline{CE}$ going high) until $F-RY/\overline{BY}$ going High-Z or SR.7 going "1".

12.6 Flash Memory AC Characteristics Timing Chart Read Cycle Timing Chart Device Address Selection Standby Data Valid V_{IH} Address(A) Address Stable $V_{\text{\tiny{IL}}}$ tavav V_{IH} $F-\overline{CE}(E)$ **t**ehqz V_{IL} V_{IH} $F-\overline{OE}(G)$ $t_{\rm GHQZ}$ $V_{\text{\tiny{IL}}}$ V_{IH} **t**glqv $F-\overline{WE}(W)$ telqv $V_{\text{\tiny{IL}}}$ t_{GLQX} **t**oh telqx V_{OH} High - Z High - Z Data(D/Q) Valid Output $V_{\text{OL}} \\$ tavqv F-Vcc **t**phqv V_{IH} $F-\overline{RP}(P)$ V_{IL}





12.7 Reset Operations^(1,2)


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
	$F-\overline{RP}$ Pulse Low Time (If $F-\overline{RP}$ is tied to V_{CC} , this specification is not applicable.)		100		ns
t _{PLRZ}	F-RP Low to Reset during Block Erase, Full Chip Erase, Word Write or lock-bit configuration			30	μs
t _{VPH}	$F-V_{CC} = 2.7V$ to $F-\overline{RP}$ High	3	100		ns

Notes:

- 1. If F-RP is asserted while a block erase, full chip erase, word write or lock-bit configuration operation is not executing, the reset will complete within 100ns.
- 2. A reset time, t_{PHQV} is required from the later of F-RY/ $\overline{BY}(SR.7)$ going High-Z ("1") or F- \overline{RP} going high until outputs are valid. Refer to AC Characteristics-Read Cycle for t_{PHQV} .
- 3. When the device power-up, holding F-\overline{RP} low minimum 100ns is required after F-V_{CC} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



13. AC Electrical Characteristics for SRAM

13.1 AC Test Conditions

Input pulse level	0.4V to 2.2V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	$1TTL + C_L (30pF)^{(1)}$

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, S-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		85		ns
t _{AA}	Address access time			85	ns
t _{ACE1}	Chip enable access time $(S \overline{\overline{CE}}_1)$			85	ns
t _{ACE2}	Chip enable access time (S-CE ₂)			85	ns
t _{BE}	Byte enable access time			85	ns
t _{OE}	Output enable to output valid			45	ns
t _{OH}	Output hold from address change		15		ns
t_{LZ1}	S-CE ₁ Low to output active	1	10		ns
t_{LZ2}	S-CE ₂ Low to output active	1	10		ns
t _{OLZ}	S-OE Low to output active	1	5		ns
t _{BLZ}	S-UB or S-LB Low to output in High-Z	1	10		ns
t _{HZ1}	\overline{S} - \overline{CE}_1 High to output in High-Z	1	0	25	ns
t _{HZ2}	S-CE ₂ High to output in High-Z	1	0	25	ns
t _{OHZ}	S-OE High to output in High-Z	1	0	25	ns
t _{BHZ}	S-UB or S-LB High to output active	1	0	25	ns

Note

1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.

13.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.6 \text{V})$


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write cycle time		85		ns
t_{CW}	Chip enable to end of write		70		ns
t _{AW}	Address valid to end of write		70		ns
t_{BW}	Byte select time		70		ns
t _{AS}	Address setup time		0		ns
t_{WP}	Write pulse width		60		ns
t _{WR}	Write recovery time		0		ns
$t_{\rm DW}$	Input data setup time		35		ns
t _{DH}	Input data hold time		0		ns
t _{OW}	S-WE High to output active	1	5		ns
t _{WZ}	S-WE Low to output in High-Z	1	0	25	ns

Note


1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.

13.4 SRAM AC Characteristics Timing Chart

Read cycle timing chart



Write cycle timing chart (S-WE Controlled)




- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S-CE₂ and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, S-CE₂ going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, S-CE₂ going low and S- \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-\overline{CE}_1 going low or S-CE_2 going high to the end of write.
- 3. the is measured from the time of going low $S-\overline{UB}$ or low $S-\overline{LB}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at $S-\overline{CE}_1$ going high, $S-CE_2$ going low or $S-\overline{WE}$ going high.
- 6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 7. If S-\overline{\overline{CE}_1} goes low or S-CE2 goes high simultaneously with S-\overline{WE} going low or after S-\overline{WE} going low, the outputs remain in high impedance state.
- 8. If S-\overline{CE}_1 goes high or S-CE_2 goes low simultaneously with S-\overline{WE} going high or before S-\overline{WE} going high, the outputs remain in high impedance state.

Write cycle timing chart (S-\overline{CE} Controlled)




- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S-CE₂ and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, S-CE₂ going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, S-CE₂ going low and S- \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going low or $S-CE_2$ going high to the end of write.
- 3. the is measured from the time of going low $S-\overline{UB}$ or low $S-\overline{LB}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.

Write cycle timing chart (S-\overline{\text{UB}}, S-\overline{\text{LB}} Controlled)



- A write occurs during the overlap of a low S-CE₁, a high S-CE₂ and a low S-WE.
 A write begins at the latest transition among S-CE₁ going low, S-CE₂ going high and S-WE going low.
 A write ends at the earliest transition among S-CE₁ going high, S-CE₂ going low and S-WE going high.
 twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going low or $S-CE_2$ going high to the end of write.
- 3. the is measured from the time of going low $S-\overline{UB}$ or low $S-\overline{LB}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.
- 6. S- $\overline{\text{UB}}$ and S- $\overline{\text{LB}}$ need to make the time of start of a cycle, and an end "high" level for reservation of tas and twr.

14. Data Retention Characteristics for SRAM


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Note	Min.	Typ.(1)	Max.	Unit	Conditions
V _{CCDR}	Data Retention Supply voltage	2	1.5		3.6	V	$S-CE_2 \le 0.2V$ or $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
I _{CCDR}	Data Retention Supply current	2		0.5	10	μΑ	$S-V_{CC} = 3.0V$ $S-CE2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
t _{CDR}	Chip enable setup time		0			ns	
t _R	Chip enable hold time		t _{RC}			ns	

Notes

- 1. Reference value at $T_A = 25$ °C, $S-V_{CC} = 3.0V$.
- 2. $S-\overline{CE}_1 \ge S-V_{CC} 0.2V$, $S-CE_2 \ge S-V_{CC} 0.2V$ ($S-\overline{CE}_1$ controlled) or $S-CE_2 \le 0.2V$ ($S-CE_2$ controlled).


Data Retention timing chart (S-\overline{CE}1 Controlled)(1)



Note:

1. To control the data retention mode at $S-\overline{CE}_1$, fix the input level of $S-CE_2$ between V_{CCDR} and V_{CCDR} -0.2V or 0V or 0.2V and during the data retention mode.

Data Retention timing chart (S-CE2 Controlled)





15. Notes

This product is a stacked CSP package that a 16M (x16) bit Flash Memory and a 2M (x16) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V $_{CC}$ and S-V $_{CC}$) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM

 $S-\overline{CE}_1$ should not be "low" and $S-CE_2$ should not be "high" when $F-\overline{CE}$ is "low" simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DO bus.

Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time expect SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- \overline{RP} "low". After F-V_{CC} reaches over 2.7V, keep F- \overline{RP} "low" for more than 100nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ($F-\overline{CE}$, $S-\overline{CE}_1$, $S-\overline{CE}_2$).



16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

- The below describes data protection method.
 - 1. Protecting data in specific block
 - By setting a F-\overline{WP} to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block. For further information on setting/resetting of lock bit, and controlling of F-\overline{WP} and F-\overline{RP} refer to the specification. (See Chapter 5. Command Definitions for Flash Memory)
 - 2. Data Protection through F-V_{CCW}
 - When the level of F-V_{CCW} is lower than V_{CCWLK} (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected. For the lockout voltage, refer to specification. (See Chapter 11. DC Electrical Characteristics)
- Data Protection during voltage transition
 - 3. Data protection thorough $F-\overline{RP}$
 - When the F-\overline{RP} is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
 - For the details of F-RP control, refer to the specification. (See Chapter 12. AC Electrical Characteristics for Flash Memory)

17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a $0.1\mu F$ ceramic capacitor connected between its F-V_{CC} and GND and between its F-V_{CCW} and GND. Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{CCW} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the F-V_{CCW} Power Supply trace. Use similar trace widths and layout considerations given to the F-V_{CC} power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprogramming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programmed "0".

For example, changing data from "10111101111101" to "1010110110111100" requires "1110111111111110" programming.

4. Power Supply

Block erase, full chip erase, word write and lock-bit configuration with an invalid F-V_{CCW} (See 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

Device operations at invalid $F-V_{CC}$ voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

18. Related Document Information⁽¹⁾

Document No.	Document Name
FUM99902	LH28F160BJ, LH28F320BJ Series Appendix

Note:

1.International customers should contact their local SHARP or distribution sales offices.



19 Package and packing specification

- 1.Storage Conditions.
 - 1-1. Storage conditions required before opening the dry packing.
 - Normal temperature: 5~40℃
 - · Normal humidity: 80% R.H. max.
 - 1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage conditions apply:


- (1) Storage conditions for one-time soldering. (Convection reflow, IR/Convection reflow)
 - · Temperature: 5~25℃
 - · Humidity: 60% R.H. max.
 - · Period: 96 hours max. after opening.
- (2) Storage conditions for two-time soldering. (Convection reflow, IR/Convection reflow.)
 - a. Storage conditions following opening and prior to performing the 1st reflow.
 - Temperature : $5\sim25$ °C.
 - · Humidity: 60% R.H. max.
 - · Period: 96 hours max. after opening.
 - b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
 - Temperature : $5\sim25$ °C.
 - · Humidity: 60% R.H. max.
 - · Period: 96 hours max. after completion of the 1st reflow.
- 1-3. Temporary storage after opening.

To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The storage period, temperature and humidity must be as follows:

(1) Storage temperature and humidity.

※1: External atmosphere temperature and humidity of the dry packing.



- (2) Storage period.
 - · X1+X2: Refer to Section 1-2(1) and (2)a, depending on the mounting method.
 - Y : Two weeks max.



2. Baking Condition.

- (1) Situations requiring baking before mounting.
 - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
 - · Humidity indicator in the desiccant was already pink when opened.
 - (Also for re-opening.)
- (2) Recommended baking conditions.
 - Baking temperature and period :

$$120+10/-0^{\circ}$$
 for $1\sim 3$ hours.

- The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
 - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3. Surface mount conditions.

The following soldering condition are recommended to ensure device quality.

- 3-1. Soldering.
- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering)
 - · Temperature and period:


Peak temperature of 240°C max., above 230°C for 15 sec. max.

Above 200°C for $30\sim50$ sec.

Preheat temperature of $140 \sim 160 \%$ for 90 ± 30 sec.

Temperature increase rate of $1\sim 3\%$ /sec.

- · Measuring point : IC package surface.
- · Temperature profile:



- 4. Condition for removal of residual flax.
- (1) Ultrasonic washing power: 25 watts / liter max.
- (2) Washing time: Total 1 minute max.
- (3) Solvent temperature: 15~40℃



5. Package outline specification.

Refer to the attached drawing.

- 6. Markings.
 - 6-1. Marking details. (The information on the package should be given as follows.)


(1) Product name

: LRS1360C

(2) Company name

ne : S

(3) Date code




6-2. Marking layout.


The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)











7. Packing Specifications (Dry packing for surface mount packages.)

7-1. Packing materials.

Material name	Material specifications	Purpose	
Inner carton	Cardboard (800 devices / inner carton	Packing the devices.	
	max.)	(10 trays / inner carton)	
Tray	Conductive plastic (80 devices / tray)	Securing the devices.	
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.	
Laminated aluminum	Aluminum polyethylene	Keeping the devices dry.	
bag			
Desiccant	Silica gel	Keeping the devices dry.	
Label	Paper	Indicates part number,	
		quantity, and packed date.	
PP band	Polypropylene (5 pcs. / inner carton)	Securing the devices.	
Outer carton	Cardboard (3200 devices / outer carton	Outer packing.	
	max.)		

(Devices must be placed on the tray in the same direction.)

7-2.Outline dimension of tray.

Refer to the attached drawing.

7-3.Outline dimension of carton.


Refer to the attached drawing.

8. Precautions for use.


- (1) Opening must be done on an anti-ESD treated workbench.
 All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment.

 If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted the devices within one year of the date of delivery.









SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

www.sharpsma.com

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:**

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

Shenzhen Representative Office:

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731

Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819