

# STK20C04 512 x 8 nvSRAM QuantumTrap<sup>™</sup> CMOS Nonvolatile Static RAM


#### FEATURES

- 25ns, 35ns and 45ns Access Times
- STORE to Nonvolatile Elements Initiated by Hardware
- RECALL to SRAM Initiated by Hardware or **Power Restore**
- Automatic STORE Timing
- 10mA Typical I<sub>cc</sub> at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1.000.000 STORE Cycles to Nonvolatile Elements
- 100-Year Data Retention over Full Industrial Temperature Range
- Commercial and Industrial Temperatures

#### DESCRIPTION

The Simtek STK20C04 is a fast static RAM with a nonvolatile element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in nonvolatile elements. Data may easily be transferred from the SRAM to the Nonvolatile Elements (the STORE operation), or from the Nonvolatile Elements to the SRAM (the RECALL operation), using the NE pin. Transfers from the Nonvolatile Elements to the SRAM (the RECALL operation) also take place automatically on restoration of power. The STK20C04 combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK20C04 features industry-standard pinout for nonvolatile RAMs in a 28-pin 600 mil plastic DIP.



#### PIN CONFIGURATIONS

# **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

DC CHARACTERISTICS

Voltage on Input Relative to Ground	/
Voltage on Input Relative to $V_{SS}$ 0.6V to ( $V_{CC}$ + 0.5V)	
Voltage on DQ <sub>0-7</sub> 0.5V to (V <sub>CC</sub> + 0.5V)	)
Temperature under Bias –55°C to 125°C	)
Storage Temperature65°C to 150°C	)
Power Dissipation	/
DC Output Current (1 output at a time, 1s duration)15mA	٩

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### $(V_{CC} = 5.0V \pm 10\%)$

#### COMMERCIAL INDUSTRIAL SYMBOL UNITS PARAMETER NOTES MIN MAX MIN MAX $t_{AVAV} = 25ns$ ICC1 85 90 Average V<sub>CC</sub> Current mA 75 75 mΑ t<sub>AVAV</sub> = 35ns 65 65 mΑ t<sub>AVAV</sub> = 45ns Icc2c Average V<sub>CC</sub> Current during STORE 3 3 mΑ All Inputs Don't Care, V<sub>CC</sub> = max ICC3 $\overline{W} \ge (V_{CC} - 0.2V)$ Average V<sub>CC</sub> Current at t<sub>AVAV</sub> = 200ns 10 10 mΑ All Others Cycling, CMOS Levels 5V, 25°C, Typical $t_{AVAV}$ = 25ns, $\overline{E} \ge V_{IH}$ I<sub>SB1</sub><sup>d</sup> Average V<sub>CC</sub> Current 25 26 mΑ (Standby, Cycling TTL Input Levels) $t_{AVAV}$ = 35ns, $\overline{E} \ge V_{IH}$ 21 22 mΑ $t_{AVAV}$ = 45ns, $\overline{E} \ge V_{IH}$ 18 19 mΑ ISB2 V<sub>CC</sub> Standby Current $\overline{E} \ge (V_{CC} - 0.2V)$ 750 750 μA (Standby, Stable CMOS Input Levels) All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$ Input Leakage Current V<sub>CC</sub> = max IILK ±1 ±1 μA VIN = VSS to VCC V<sub>CC</sub> = max Off-State Output Leakage Current IOLK ±5 ±5 μΑ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$ VIH Input Logic "1" Voltage 2.2 V<sub>CC</sub> + .5 2.2 V<sub>CC</sub> + .5 V All Inputs VIL Input Logic "0" Voltage 0.8 0.8 V All Inputs V<sub>SS</sub> – .5 V<sub>SS</sub> – .5 I<sub>OUT</sub> =-4mA Output Logic "1" Voltage 2.4 2.4 V VOH v Vol 0.4 0.4 Output Logic "0" Voltage IOUT = 8mA 70 -40 85 °C TA **Operating Temperature** 0

Note b:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c:  $I_{CC_2}$  is the average current required for the duration of the *STORE* cycle ( $t_{STORE}$ ).

Note d:  $\vec{E} \ge V_{H}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

# AC TEST CONDITIONS

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels
Output Load

# **CAPACITANCE**<sup>e</sup> $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	8	pF	$\Delta V = 0$ to $3V$
C <sub>OUT</sub>	OUT Output Capacitance		pF	$\Delta V = 0$ to $3V$

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

2


#### SRAM READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 


	SYME	BOLS	DADAMETED	STK20	C04-25	STK20	C04-35	STK20	C04-45	
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns
2	t <sub>AVAV</sub> f	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
3	t <sub>AVQV</sub> g	t <sub>AA</sub>	Address Access Time		25		35		45	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		10		15		20	ns
5	t <sub>AXQX</sub> g	t <sub>OH</sub>	Output Hold after Address Change	5		5		5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns
7	t <sub>EHQZ</sub> h	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		13		15	ns
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9	t <sub>GHQZ</sub> h	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns
10	t <sub>ELICCH</sub> e	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11	t <sub>EHICCL</sub> d, e	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns

Note f:  $\overline{W}$  must be high during SRAM READ cycles and low during SRAM WRITE cycles.  $\overline{NE}$  must be high during entire cycle. Note g: I/O state assumes  $\overline{E}, \overline{G} \leq V_{IL}, \overline{W} \geq V_{IH}$ , and  $\overline{NE} \geq V_{IH}$ ; device is continuously selected. Note h: Measured  $\pm 200$ mV from steady state output voltage.

# SRAM READ CYCLE #1: Address Controlled<sup>f, g</sup>



# SRAM READ CYCLE #2: E Controlled<sup>f</sup>




# SRAM WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 


		SYMBOLS			STK20	C04-25	STK200	C04-35	STK20	C04-45	
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	25		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> h, i		t <sub>WZ</sub>	Write Enable to Output Disable		10		13		15	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	5		5		5		ns

 $\begin{array}{lll} \mbox{Note i:} & \mbox{If $\overline{W}$ is low when $\overline{E}$ goes low, the outputs remain in the high-impedance state.} \\ \mbox{Note j:} & \mbox{If $\overline{W}$ must be $\geq $V_{IH}$ during address transitions. $\overline{NE}$ $\geq $V_{IH}$.} \end{array}$ 

# SRAM WRITE CYCLE #1: W Controlled



# SRAM WRITE CYCLE #2: E Controlled



September 2003

### **MODE SELECTION**

Ē	w	G	NE	MODE	POWER
н	Х	Х	Х	Not Selected	Standby
L	Н	L	н	Read SRAM	Active
L	L	х	Н	Write SRAM	Active
L	Н	L	L	Nonvolatile RECALL <sup>k</sup>	Active
L	L	Н	L	Nonvolatile STORE	I <sub>CC2</sub>
L	L H	L H	L X	No Operation	Active

Note k: An automatic RECALL takes place at power up, starting when V<sub>CC</sub> exceeds 4.25V and taking t<sub>RESTORE</sub>.


# STORE CYCLES #1 & #2

# $(V_{CC} = 5.0V \pm 10\%)$


NO.	SYMBOLS			SYMBOLS PARAMETER	MIN	MAY	UNITS
NU.	#1	#2	Alt.	PARAMETER	IVIIN	MAX	UNITS
22	t <sub>WLQX</sub> I	t <sub>ELQX</sub>	t <sub>STORE</sub>	STORE Cycle Time		10	ms
23	t <sub>WLNH</sub> m	t <sub>ELNH</sub>	t <sub>WC</sub>	STORE Initiation Cycle Time	20		ns
24	t <sub>GHNL</sub>			Output Disable Set-up to NE Fall	0		ns
25		t <sub>GHEL</sub>		Output Disable Set-up to $\overline{E}$ Fall	0		ns
26	t <sub>NLWL</sub>	t <sub>NLEL</sub>		NE Set-up	0		ns
27	t <sub>ELWL</sub>			Chip Enable Set-up	0		ns
28		t <sub>WLEL</sub>		Write Enable Set-up	0		ns

Note I: Measured with  $\overline{W}$  and  $\overline{NE}$  both returned high, and  $\overline{G}$  returned low. STORE cycles are inhibited below 4.0V. Note m: Once t<sub>WC</sub> has been satisfied by  $\overline{NE}$ ,  $\overline{G}$ ,  $\overline{W}$  and  $\overline{E}$ , the STORE cycle is completed automatically. Any of  $\overline{NE}$ ,  $\overline{G}$ ,  $\overline{W}$  or  $\overline{E}$  may be used to terminate the STORE initiation cycle. Note n: If  $\overline{E}$  is low for any period of time in which  $\overline{W}$  is high while  $\overline{G}$  and  $\overline{NE}$  are low, then a *RECALL* cycle may be initiated.

# STORE CYCLE #1: W Controlled<sup>n</sup>




# STORE CYCLE #2: E Controlled<sup>n</sup>



STOR	RE INHIBIT/P	(V <sub>C</sub>	(V <sub>CC</sub> = 5.0V <u>+</u> 10%				
NO.	SYMBOLS	DADAMETED		STK20C04		NOTES	
NO.	Standard	PARAMETER	MIN	MAX	UNITS	NULES	
29	t <sub>RESTORE</sub>	Power-up RECALL Duration		550	μs	0	
30	t <sub>STORE</sub>	STORE Cycle Duration		10	ms		
31	V <sub>SWITCH</sub>	Low Voltage Trigger Level	4.0	4.5	V		
32	V <sub>RESET</sub>	Low Voltage Reset Level		3.6	V		

Note o:  $t_{\mbox{\scriptsize RESTORE}}$  starts from the time  $V_{\mbox{\scriptsize CC}}$  rises above  $V_{\mbox{\scriptsize SWITCH}}.$ 

# STORE INHIBIT/POWER-UP RECALL



ABOVE VSWITCH

BELOW V<sub>RESET</sub>)

# STK20C04


#### RECALL CYCLES #1, #2 & #3

NO.	SYMBOLS						UNITS
NU.	#1	#2	#3	PARAMETER	MIN	MAX	UNITS
33	t <sub>NLQX</sub> p	t <sub>ELQXR</sub>	t <sub>GLQXR</sub>	RECALL Cycle Time		20	μs
34	t <sub>NLNH</sub> q	t <sub>ELNHR</sub>	t <sub>GLNH</sub>	RECALL Initiation Cycle Time	20		ns
35		t <sub>NLEL</sub>	t <sub>NLGL</sub>	NE Set-up	0		ns
36	t <sub>GLNL</sub>	t <sub>GLEL</sub>		Output Enable Set-up	0		ns
37	t <sub>WHNL</sub>	t <sub>WHEL</sub>	t <sub>WHGL</sub>	Write Enable Set-up	0		ns
38	t <sub>ELNL</sub>	t <sub>GLEL</sub>	t <sub>ELGL</sub>	Chip Enable Set-up	0		ns
39	t <sub>NLQZ</sub>			NE Fall to Outputs Inactive		20	ns
40	t <sub>RESTORE</sub>			Power-up RECALL Duration		550	μs


Note p: Measured with  $\overline{W}$  and  $\overline{NE}$  both high, and  $\overline{G}$  and  $\overline{E}$  low. Note q: Once  $t_{NLNH}$  has been satisfied by  $\overline{NE}$ ,  $\overline{G}$ ,  $\overline{W}$  and  $\overline{E}$ , the *RECALL* cycle is completed automatically. Any of  $\overline{NE}$ ,  $\overline{G}$  or  $\overline{E}$  may be used to terminate the *RECALL* initiation cycle.

Note r: If W is low at any point in which both E and NE are low and G is high, then a STORE cycle will be initiated instead of a RECALL.


# **RECALL CYCLE #1:** NE Controlled<sup>n</sup>



# **RECALL CYCLE #2:** E Controlled<sup>n</sup>



# **RECALL CYCLE #3:** G Controlled<sup>n, r</sup>



September 2003

# **DEVICE OPERATION**

The STK20C04 has two modes of operation: SRAM mode and <u>nonvolatile</u> mode, determined by the state of the NE pin. When in SRAM mode, the memory operates as a standard fast static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to Nonvolatile Elements or from Nonvolatile Elements to SRAM.

# NOISE CONSIDERATIONS

Note that the STK20C04 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu$ F connected between V<sub>CC</sub> and V<sub>sS</sub>, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

# SRAM READ

The STK20C04 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low and  $\overline{NE}$  and  $\overline{W}$  are high. The address specified on pins A<sub>0-8</sub> determines which of the 512 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQY}$  (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high or  $\overline{W}$  or  $\overline{NE}$  is brought low.

### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and NE is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on pins DQ<sub>0-7</sub> will be written into the memory if it is valid t<sub>DVWH</sub> before the end of a  $\overline{W}$  controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

# NONVOLATILE STORE

A STORE cycle is performed when  $\overline{\text{NE}}$ ,  $\overline{\text{E}}$  and  $\overline{\text{W}}$  and low and  $\overline{\text{G}}$  is high. While any sequence that achieves this state will initiate a *STORE*, only  $\overline{\text{W}}$  initiation (*STORE* cycle #1) and  $\overline{\text{E}}$  initiation (*STORE* cycle #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a *STORE* cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a *STORE* cycle is initiated, further input and output are disabled and the DQ<sub>0.7</sub> pins are tri-stated until the cycle is complete.

If  $\overline{E}$  and  $\overline{G}$  are low and  $\overline{W}$  and  $\overline{NE}$  are high at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the STORE.

# NONVOLATILE RECALL

A *RECALL* cycle is performed when  $\overline{E}$ ,  $\overline{G}$  and  $\overline{NE}$  are low and  $\overline{W}$  is high. Like the *STORE* cycle, *RECALL* is initiated when the last of the four clock signals goes to the *RECALL* state. Once initiated, the *RECALL* cycle will take  $t_{NLOX}$  to complete, during which all inputs are ignored. When the *RECALL* completes, any READ or WRITE state on the input pins will take effect.

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. The *RECALL* operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

As with the *STORE* cycle, a transition must occur on any one control pin to cause a *RECALL*, preventing inadvertent multi-triggering. On power up, once  $V_{cc}$ exceeds 4.25V, a *RECALL* cycle is automatically initiated. Due to this automatic *RECALL*, SRAM operation cannot commence until  $t_{RESTORE}$  after  $V_{cc}$  exceeds 4.25V.

### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{CC} < 3.0V$ ), an internal *RECALL* request will be latched. When  $V_{CC}$  once again exceeds 4.25V, a *RECALL* cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the STK20C04 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between  $\overline{W}$  and system  $V_{cc}$  or between  $\overline{E}$  and system  $V_{cc}$ .

#### HARDWARE PROTECT

The STK20C04 offers two levels of protection to suppress inadvertent *STORE* cycles. If the control signals ( $\overline{E}$ ,  $\overline{G}$ ,  $\overline{W}$  and  $\overline{NE}$ ) remain in the *STORE* condition at the end of a *STORE* cycle, a second *STORE* cycle will not be started. The *STORE* (or *RECALL*) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, *STORE*s are inhibited when V<sub>cc</sub> is below 4.0V, protecting against inadvertent *STORE*s.

#### LOW AVERAGE ACTIVE POWER

The STK20C04 draws significantly less current when it is cycled at times longer than 55ns. Figure 2 shows the relationship between  $I_{cc}$  and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{cc}$  = 5.5V, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK20C04 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the  $V_{cc}$  level; and 7) I/O loading.




Figure 2: I<sub>cc</sub> (max) Reads





Figure 3: I<sub>cc</sub> (max) Writes

9

# **ORDERING INFORMATION**



#### **Document Revision History**

Revision	Date	Summary
0.0	December 2002	Replaced 30 nsec device with 25 nsec device.
0.1	September 2003	Added lead-free lead finish

STK20C04