

Monolithic, 12-Bit Data Acquisition System


- Complete Monolithic 8-Channel, 12-Bit DAS
- 100kHz Throughput
- 16-Bit Microprocessor Bus Interface
- Latched MUX Address
- All-channel Deselect
- 8/4-Bit Nibble Output
- No Missing Codes to 12-Bits
- 32-Pin Packages
- 200mW Max Power Dissipation



* Formerly part of the SP410 Series.

DESCRIPTION...

The **SP8481 Series** are complete monolithic data acquisition systems, featuring 8-channel multiplexer, internal reference and 12-bit sampling A/D converter in 32–pin packages. Linearity errors of ± 0.5 and ± 1.0 LSB, and Differential Non-linearity to 12-bits is guaranteed, with no missing codes over temperature. Channel-to-channel crosstalk is typically -85dB. Multiplexer settling plus acquisition time is $1.9\mu s$ maximum; A/D conversion time is $8.1\mu s$ maximum.



ABSOLUTE MAXIMUM RATINGS

V _{cc} to Common Ground	0V to +16.5V
V _{LOGIC} to Common Ground Analog Common to Digital Common Ground	0V to +7V
Analog Common to Digital Common Ground	0.5V to +1V
Digital Inputs to Common Ground	0.5V to V _{LOGIC} +0.5V
Digital Outputs to Common Ground	0.5V to V _{LOGIC} +0.5V
Multiplexer Analog Inputs	16.5V to +31.5V
Gain and Offset Adjustment	0.5V to V _{cc} +0.5V
Analog Input Maximum Current	
Temperature with Bias Applied	55°C to +125°C
Storage Temperature	65°C to +150°C
Lead Temperature, Soldering	300°C, 10sec



CAUTION:
ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

SPECIFICATIONS

(T_a= 25°C and nominal supply voltages unless otherwise noted)

(1 _A = 25°C and nominal supply voltages uni	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ANALOG INPUTS					
Input Voltage Range		0 to +5		V	
Multiplexer Inputs			8		
Configuration	S	Single-end	ed		
Input Impedance					
ON Channel		10 ⁹		Ω	Parallel with 30pF
OFF Channel		10 ¹⁰		Ω	Parallel with 5pF
Input Bias Current					
Per Channel		±10		nA	25°C
		±250		nA	–55°C to +125°C
Crosstalk					
OFF to ON Channel			-90	dB	10kHz, 0V to +5V _{Pk-to-pk}
			-80	dB	$50kHz$, 0V to $+5V_{Pk-to-pk}$
			-70	dB	50kHz, 0V to +5V _{Pk-to-pk} 100kHz, 0V to +5V _{Pk-to-pk}
ACCURACY					•
Resolution	12			Bits	
Linearity Error					
–K, –B			±0.5	LSB	
-J, -A			±1	LSB	
Differential Non-Linearity					
–K, –B			±1	LSB	
–J, –A			±2	LSB	
Offset Error		±2		LSB	Adjustable to zero
Gain Error		±0.3		%FSR	Adjustable to zero
No Missing Codes					
–K, –B	(Guarantee	ed		
TRANSFER CHARACTERIS	TICS				
Throughput Rate	100			kHz	
MUX Settling/Acquisition	100		1.9	μs	
A/D Conversion			8.1	μs	
STABILITY				, , , , , , , , , , , , , , , , , , ,	
Linearity		±0.5	±2.5	ppm/°C	
Offset		±0.5	±2.5 ±25	ppm/°C	
Gain		±10	±50	ppm/°C	
		110	±30	ррпі/ С	
DIGITAL INPUTS		_		_	
Capacitance		5		pF	
Logic Levels	4				
V _{IIH}	+2.4		+5.5	V	
V _{IL}	-0.5		+0.8	V	
I _{IH}			±5	μA	
I _{IL}			±5	μА	




SPECIFICATIONS (continued)

 $(T_A = 25^{\circ}C \text{ and nominal supply voltages unless otherwise noted})$

	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DIGITAL OUTPUTS					
Capacitance		5		pF	
Logic Levels	.0.4			.,	L < 500 A
V _{OH}	+2.4		+0.4	V	I _{OH} ≤ 500μA I _{OL} ≤ 1.6mA
V _{ol} Leakage Current		±40	+0.4	μA	$I_{OL} \ge 1.011A$ High impedance, data bits only
Data Output	С	ffset Bina	ry	, ,	ing. inpedance, data and em,
POWER REQUIREMENTS					
V_{LOGIC}	+4.5		+5.5	V	
LOGIC		0.8	2	mA	
V _{cc}	+11.4		+16.5	V	
I _{CC}		9	12	mA	
Power Dissipation		140	200	mW	
ENVIRONMENTAL					
Operating Temperature	_		.70	°C	
Commercial; –J, –K Industrial; –A, –B	0 -40		+70 +85	°C	
Storage Temperature	- 4 0 -65		+150	∘c °C	
Storage romporature					



(Refer to Page 11 for package configurations and dimensions)



PIN FUNCTION...

R/C — Read/Convert — Initiates conversion on the Hi-to-low transition; logic low disconnects data bus; logic high initiates read

CS — Chip Select — Logic high disconnects data bus; logic low allows conversion or reading of data

CE—Chip Enable—Logic low disables read or convert; logic high enables read or convert

A₀ — Device Address — Logic low enables 8 MSB read; logic high enables 4 LSB read

MA₀, MA₁, MA₂ — MUX Address 0, 1 & 2 — Selects analog input channels CH₀ through CH₇

LATCH — MUX Address Latch — Logic high to low transition captures MUX address on MUX address lines

MAEN — MUX Enable — Logic low allows normal MUX address; logic high deselects CH_o through CH₇

DB₀ through DB₁₁ — Data Outputs — Logic high is binary true; logic low binary false

MULTIPLEXER TRUTH TABLE

LATCH	MAEN	MA ₂	MA,	MA.	OPERATION
H -> L	0	0	0	0	CH _o Selected
H -> L	0	0	0	1	CH, Selected
H -> L	0	0	1	0	CH ₂ Selected
H -> L	0	0	1	1	CH ₃ Selected
H -> L	0	1	0	0	CH₁ Selected
H -> L	0	1	0	1	CH, Selected
H -> L	0	1	1	0	CH, Selected
H -> L	0	1	1	1	CH, Selected
H -> L	1	n	n	n	All Deselected
0	Х	Х	Χ	Х	Prev. Ch. n Held
1	Х	Х	Χ	Х	Prev. Ch. n Held

Table 1. Multiplexer Truth Table

CONTROL TRUTH TABLE

JOHN JE INGIN INDEE									
CE	CS	A _o	R/C	OPERATION					
0	Х	Х	Х	None					
Х	1	Х	Х	None					
L->H	0	0	Х	Start Conversion					
1	H ->L	0	Х	Start Conversion					
1	0	H ->L	Х	Start Conversion					
1	0	1	0	Enable 8 MSBs					
1	0	1	1	Enable 4 LSBs					

Table 2. Control Truth Table



FEATURES...

The **SP8481 Series** are complete data acquisition systems, featuring 8-channel multiplexer, internal reference and 12-bit sampling A/D converter implemented as a single monolithic IC. The analog multiplexer accepts 0V to +5V unipolar full scale inputs. Output data is formatted as an 8-bit/4-bit nibble.

Linearity errors of ± 0.5 and ± 1.0 LSB, and Differential Non-linearity to 12-bits is guaranteed, with no missing codes over temperature. Channel-to-channel crosstalk is typically -85dB. Multiplexer settling plus acquisition time is 1.9 μ s maximum; A/D conversion time is 8.1 μ s maximum.

Versions of the **SP8481 Series** are available in 32-pin plastic DIP or SOIC packages. Operating temperature ranges are 0°C to +70°C commercial and -40°C to +85°C industrial.

CIRCUIT OPERATION...

The **SP8481** is a complete 8-channel data acquisition system (DAS), with on-board multiplexer, voltage reference, sample–and–hold, clock and tri–state outputs. The digital control architecture is very similar to the industry-standard 574-type A/D, and uses identical control lines and digital states.

The multiplexer for the **SP8481** is identical in operation to many discrete devices available today, except that it has been integrated into the single-chip DAS. The appropriate channel is selected using the MUX address lines MA₀, MA₁, and MA₂ per the truth table. The selected analog input is fed through to the ADC. The input impedance into any MUX channel will be on the order to 10⁹ ohms, since it is connected to the integral sampling structure of the capacitor DAC. Crosstalk is kept to -85dB at 0V to 5V_{p-p} over an input frequency range of 10kHz to 50kHz.

When the control section of the **SP8481** initiates a conversion command the internal clock is enabled, and the successive approximation register (SAR) is reset to all zeros. Once the conversion has been started it cannot be stopped or restarted. Data is not available at the output

buffers until the conversion has been completed.

The SAR, timed by the clock, sequences through the conversion cycle and returns an end–of–convert flag to the control section of the ADC. The clock is then disabled by the control section, which puts the STATUS output line low. The control section is enabled to allow the data to be read by external command (R/\overline{C}) .

Multiplexer Control and Inputs

On the **SP8481** the multiplexer inputs are latched with \overline{LATCH} . The address line latches MA₀, MA₁ and MA₂ select the appropriate analog input channel. When low, the LATCH line retains the last MUX address data, and therefore the previously addressed MUX channel. All channels may be deselected by bringing the \overline{MAEN} control line to a logic "1". When this control function is used, the analog input will be connected to pin 8 or analog ground.

Since the MUX address latches are controlled by the \overline{LATCH} and \overline{MAEN} control lines, MUX channel select data need not be held by the bus for any minimum period after the conversion has been initiated. However it is advisable that the MUX not be changed at all during the full $10\mu s$ conversion time due to capacitive coupling effects of digital edges through the silicon.

The **SP8481** multiplexer inputs have been designed to allow substantial overvoltage conditions to occur without any damage. The inputs are diode-clamped and further protected with a 200Ω series resistor. As a result, momentary (10 seconds) input voltages can be as low as -16.5V or as high as +31.5V with no change or degradation in multiplexer performance or crosstalk. This feature allows the output voltage of an externally connected op amp to swing to ± 15 V supply levels with no multiplexer damage. Complicated power-up sequencing is not required to protect the **SP8481**. The multiplexer inputs may be damaged, however, if the inputs are allowed to either source or sink greater than 100mA.

Initiating a Conversion

The **SP8481** was designed to require a minimum of control to perform a 12-bit conversion. The control input used is R/\overline{C} which tri-states the






Figure 1. Offset Adjust

outputs when high and starts the conversion when low. \overline{CS} and CE may also be used with R/\overline{C} to initiate a conversion. The last of the three inputs to reach the correct state starts the conversion, therefore one, two or all three may be dynamically controlled. The nominal delay from all three is the same and they may change state simultaneously. In order to ensure that a particular input controls the conversion the other two should be set up at least 50ns earlier. The STATUS line indicates when a conversion is in process and when it is complete. The A_0 input is used to configure the output data.

The conversion cycle is started when R/\overline{C} is brought low and must be held low for a minimum of 50ns. The R/\overline{C} signal will also put the output latches in a tri-state mode when low. Approximately 200ns after R/\overline{C} is low, STATUS will change from low to high. This output signal will stay high while the **SP8481** is performing a conversion. Valid data will be latched to the output bus, through internal control, 500ns prior to the STATUS line transitioning from a high to low.

Reading the Data

The output data buffers will remain in a high impedance state until the following four conditions are met: R/\overline{C} is HIGH, STATUS is LOW, CE is HIGH and \overline{CS} is LOW. The data lines become active in response to the four conditions and will latch data according to the conditions of A_0 line. Please refer to *Figure 5* for the appropriate timing. All conditions must be met at least 50ns prior to reading the data to allow sufficient time for the output latches to come out of the high impedance state. A_0 is used to access the data.




Figure 2. Gain Adjust

The first 8 MSBs will be on pins 26 through 19, with pin 26 being the MSB. The remaining 4 LSBs will be on pins 23 through 26 with pin 23 being the LSB. When A₀ is switched from one state to the next, there is a 50ns output latch propagation delay between the MSBs and LSBs being present on the output pins.

CALIBRATION

The calibration procedure for the **SP8481** consists of adjusting the most negative input voltage (0V) to the ideal output code for offset adjustment, and then adjusting the most positive input voltage (5.0V) to its ideal output code for gain adjustment.


Offset Adjustment

The offset adjustment must be completed first. Please refer to *Figure 1*. Apply an input voltage of 0.5LSB or 610µV to any multiplexer input. Adjust the offset potentiometer so that the output code fluctuates evenly between 000...000 and 000...001. It is only necessary to observe the lower eight LSB's during this procedure.

Gain Adjustment

With the offset adjusted, the gain error can now be trimmed to zero. The ideal input voltage corresponding to 1.5 LSB's below the nominal full scale input value, or +4.988V, is applied to any multiplexer input. The gain potentiometer is adjusted so that the output code alternates evenly between 111...111 and 111...110. Again, only the lower eight LSB's need be observed during this procedure. With the above adjustment made, the converter is now calibrated.






LOW PULSE FOR R/C DYNAMIC CHARACTERISTICS

 $V_{CC} = +15V; V_{LOGIC} = +5V; T_A = 25^{\circ}C$

PARA	AMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t _{HRL}	Low R/C Pulse Width	50			ns	
t _{DS}	Status Delay from R/\overline{C}			200	ns	
t _{HDR}	Data Valid after R/C	25			ns	
t _{HS}	Status Delay after Data Valid	500			ns	
t _{MDS}	MUX Data Setup	50		·	ns	
t _{mDH}	MUX Data Valid	3		10	μs	

Figure 3. Low Pulse for R/\overline{C} Timing




CONVERT MODE DYNAMIC CHARACTERISTICS

 $V_{CC} = +15V; V_{LOGIC} = +5V; T_A = 25^{\circ}C$

PARA	AMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t _{HEC}	CE Pulse Width	50			ns	
t _{ssc}	CS to CE Setup	50			ns	
t _{HSC}	CS Low During CE High	50			ns	
t _{SRC}	R/C to CE Setup	50			ns	
t _{HRC}	R/C Low during CE High	50			ns	
t _{sac}	A ₀ to CE Setup	0			ns	
t _{HAC}	A ₀ Valid During CE High	50			ns	
t _{DSC}	Status Delay from CE			200	ns	
t _c	Conversion Time			10	μs	

Figure 4. Convert Mode Timing



READ MODE DYNAMIC CHARACTERISTICS

 $V_{CC} = +15V; V_{LOGIC} = +5V; T_A = 25^{\circ}C$

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t _{HRS} CS Valid After CE Low	0	0		ns	
t _{SRR} R/C to CE Setup	50	0		ns	
t _{HRR} R/C High After CE Low	0	50		ns	
t _{SAR} A ₀ to CE Setup	50			ns	
t _{HAR} A ₀ Valid After CE Low	50			ns	
Data Valid After CE Low	20			ns	
t _{DD} Access Time from CE			150	ns	
t _{HL} Output Float Delay			150	ns	

Figure 5. Read Mode Timing




Figure 6. FFT; 6kHz, 5V (0dB) Full Scale Input; F_S=100kHz




Figure 7. FFT; 12kHz, 5V (0dB) Full Scale Input; F_s=100kHz




Figure 8. FFT; 24kHz, 5V (0dB) Full Scale Input; F_s=100kHz




Figure 9. FFT; 48kHz, 5V (0dB) Full Scale Input; F_s=100kHz




Figure 10. FFT; 48kHz, 1V (-14dB) Input; F_s=100kHz



ORDERING INFORMATION 12-Bit Data Acquisition System, Latched Multiplexer Address, 8-Bit/4-Bit Data Output: Commercial (0°C to +70°C): Integral Non-Linearity Package \$\text{SP8481JP} \tag{2}-\text{pin}, 0.6" Plastic DIP Industrial (-40°C to +85°C): Package Integral Non-Linearity



THIS PAGE LEFT INTENTIONALLY BLANK

