



## Micropower Sampling 10-Bit A/D Converter

- Low Cost
- 10-Bit Serial Sampling ADC
- 8-Pin NSOIC Plastic Package
- Low Power @ 250μA including Automatic Shutdown: 1nA(typ)
- Programmable Input Configuration: Full differential or 2 channel single-ended
- Single Supply 3.0V to 5.5V operation
- Half Duplex Digital Serial Interface
- Sample Rate: 33.9µS



### DESCRIPTION

The **SP8537** is a very low power 10-Bit data acquisition chip. The **SP8537** typically draws  $250\mu A$  of supply current when sampling at 29.5 kHz. Supply current drops linearly as the sample rate is reduced. The ADC automatically powers down when not performing conversions, drawing only leakage current. The **SP8537** is available in 8-Pin NSOIC packages, specified over Commercial, Industrial and Extended temperature ranges. The **SP8537** is best suited for Battery-Operated Systems, Portable Data Acquisition Instrumentation, Battery Monitoring, and Remote Sensing applications. The serial port allows efficient data transfer to a wide range of microprocessors and microcontrollers over 3 or 4 wires.



SP8537 Block Diagram

### ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

	า\/
VCC to GND	JV
Vin to GND0.3 to VCC +0.3	3V
Digital input to GND0.3 to VCC +0.	3V
Digital output to GND	3V
Operating Temperature Range	
Commercial (J, K Version) 0°C to 70	°C
Industrial (A, B Version)40°C to +85	°C
Lead Temperature (Solder 10Sec)+300	°C
Storage Temperature65°C to +150	°C
Power Dissipation to 70°C 500m	W



CAUTION: ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

### **SPECIFICATIONS**

	VCC=5.0V VCC=3.3V			3V				
PARAMETERS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DC ACCURACY Resolution Integral Linearity K,B		10 <u>+</u> 0.5	<u>+</u> 1.0		10 <u>+</u> 0.5	<u>±</u> 1.0	Bits LSB	
Differential Linearity Error K,B		<u>+</u> 0.6	<u>+</u> 2.0		<u>+</u> 0.6	<u>+</u> 2.0	LSB	
Gain Error K,B		<u>+</u> 0.2	<u>+</u> 2.0		<u>+</u> 0.2	<u>+</u> 2.0	LSB	
Offset Error K,B		<u>+</u> 0.6	<u>+</u> 2.0		<u>+</u> 0.6	<u>+</u> 3.0	LSB	
ANALOG INPUT Input Signal FS Range Input Impedance On Channel Off Channel Input Bias Current Analog Input Range	05	20 100 3 100 .001	V <sub>cc</sub> 1  / <sub>cc</sub> +.09	005	20 100 3 100 .001	V <sub>cc</sub> 1  / <sub>cc</sub> +.05	pF MΩ pF MΩ μΑ volts	In Parallel with 100M $\Omega$ In Parallel with 100M $\Omega$
<b>MULTIPLEXER</b> Crosstalk (f <sub>D</sub> = Nyquist) Feedthrough (f <sub>D</sub> = Nyquist)		-90 -90			-90 -90		dB dB	Off to On Channel Off to On Channel f <sub>D</sub> = Disturbance
CONVERSION SPEED Sample Time Conversion Time Complete Cycle		1.5 10	29.5		1.5 10	6.66	clock cycles clock cycles kHz	See Timing Diagrams See Timing Diagrams See Timing Diagrams
Clock Period Clock High Time Clock Low Time	2.25 1.0 1.0		29.3	10 4.5 4.5		0.00	μS μS μS	See Tiffing Diagrams See Timing Diagrams See Timing Diagrams See Timing Diagrams

Unless otherwise noted the following specifications apply for VCC=5V or 3.3V with limits applicable for Tmin to Tmax. Typical applies for Ta=25°C.


VCC=5.0V VCC=3.3V								
PARAMETERS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DIGITAL INPUTS Input Low Voltage, VIL Input High Voltage, VIH Input Current IIN Input Capacitance	2.0	3.0	0.8 <u>+</u> 2.0	2.0	3.0	0.8 <u>+</u> 2.0	Volts Volts μΑ pF	V <sub>DD</sub> =5V ±5% V <sub>DD</sub> =5V ±5%
DIGITAL OUTPUTS  Data Format Data Coding VOH VOL	4.0		0.4	2.0		0.4	Volts Volts	See Timing Diagram V <sub>DD</sub> =5V ±5%, IOH=-0.4mA V <sub>DD</sub> =5V ±5%, IOH=+1.6mA
AC ACCURACY Spurious free Dynamic Range (SFDR)		71			72		dB	For all FFT's (Full Differential Mode) If $V_{CC} = 5V$ fsample = 25kHz fin = 12kHz
Total Harmonic Distortion (THD)		-67			-68		dB	
Signal to Noise & Distortion (SINAD)		59			59		dB	If V <sub>CC</sub> = 3.3V fsample = 6.66kHz
Signal to Noise (SNR)		60			60		dB	fin = 2.8kHz
SAMPLING DYNAMICS								
Acquisition Time to 0.05%		2	3.38		2	6.00	μs	
-3dB Small Signal BW Aperture Delay Aperture Jitter Common-Mode Rejection Ratio	70	5 20 150 80		70	4 30 150 80		MHz nS pS dB	f <sub>CM</sub> = 12.5kHz @ 5 volts 2.8kHz @ 3.3 volts
POWER SUPPLIES							Volts	
V <sub>CC</sub>	+3.0	+5.0	+5.5	+3.0	+3.3	+5.5		
Supply Current Operation Mode		250	400		100	300	μΑ	(CS=0) 29.5kHz, 5 volt conversion rate. 6.66kHz 3.3 volts
Shutdown Mode		0.001	0.5		0.001	0.5	μΑ	( <del>CS</del> =1)
Power Dissipation Operating Mode Shutdown Mode		1.25	2 2.5		0.33	0.99 1.7	mW μW	
TEMPERATURE RANGE								
Commercial Industrial	_	to +70	-	_	to +70	-	°C	
Storage		5° to +			5° to +		°C	

# - HISTORICAL REFERENCE ONLY **OBSOLETE**

# SPECIFICATIONS (cont.) Recommended Operating Conditions

	nded Operating Co	VCC=5.0V			٧	CC=3.3	v	
SYMBOL	PARAMETERS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
V <sub>CC</sub>	Supply Voltage	+3.0	+5.0	+5.5	+3.0	+3.3	+5.5	Volts
f <sub>CLK</sub>	Clock Frequency			444			100	kHz
t <sub>CYC</sub>	Total Cycle Time	33.9			150.2			μS
t <sub>CLK</sub>	Clock Period	2.25			10.0			μS
t <sub>en</sub>	SCLKto D <sub>OUT</sub> Enable		80	200		150	300	nS
t <sub>DIS</sub>	CSN to D <sub>OUT</sub> Hi-Z		80	200		150	300	nS
t <sub>R</sub>	D <sub>OUT</sub> Rise Time		5	25		10	50	nS
t <sub>F</sub>	D <sub>OUT</sub> Fall Time		5	25		10	50	nS
t <sub>HDO</sub>	D <sub>OUT</sub> Valid After SCLK	_	80	200		150	300	nS
t <sub>hDI</sub>	Hold Time D <sub>IN</sub> After CLK^	50	0		50	0		nS
t <sub>suCS</sub>	Setup Time CSv Before CLK^	100			150			nS
t <sub>suDI</sub>	Setup Time, D <sub>IN</sub> Stable Before CLK^	100	10		150	15		nS
t <sub>WHCLK</sub>	CLK High Time	1			4.5			μS
t <sub>WLCLK</sub>	CLK Low Time	1			4.5			μS
t <sub>WHCS</sub>	CS High Time between Data Transfers Cycles	100			150			nS
t <sub>SAMPLE</sub>	S/H Acquisition Time		1.5		1.5			SCLK Cycles
t <sub>CONV</sub>	ADC Conversion Time		10		10			SCLK Cycles

### **PIN DESCRIPTION**



### **PIN ASSIGNMENTS**

Pin 1- $\overline{CS}$  - Chip Select.

Pin 2- CH0 - Channel 0

Pin 3- CH1 - Channel 1

Pin 4- GND - Ground

Pin 5- D<sub>IN</sub> - Data In

Pin 6 - D<sub>OUT</sub> - Data Out

Pin 7- SCLK - Serial Clock

Pin 8-  $V_{CC}/V_{REF}$  - Supply & Reference Voltage

### DESCRIPTION

The **SP8537** is a 10 bit sampling ADC with a programmable two channel multiplexer and serial data interface. The ADC samples and converts 10 bits of data in 33.9  $\mu$ S with a 5V supply voltage applied. The **SP8537** will also operate at a 3.3V supply at 150.2 $\mu$ S throughput. The device automatically shuts down to a  $\pm$ 0.5  $\mu$ A (MAX) level as soon as the chip is deselected ( $\overline{CS}$ =1). Serial data output is available in an MSB first format.

### **FEATURES**

Two program bits, which are shifted into the device prior to conversion, determine the input configuration. In the single ended MUX configuration the input signal will be applied to either channel 0 or channel 1 and will be ground referenced. The maximum full scale range is VCC. In the full differential mode, the signal will be applied between channel 0 and channel 1. The signals applied at each input may both be dynamic. This is in contrast with pseudo differential devices which must have input low held at a constant level during conversion. The converter will provide significant common mode rejection when used in full differential manner. Both inputs must remain between ground and VCC for proper conversion.

The device uses a capacitive DAC architecture which provides the sampling behavior. This results in full Nyquist performance at the fastest throughput rate (29.5 KHz) the device is capable of.

The power supply voltage is variable from 3.0V to 5.5V which provides supply flexibility. At the 5.0V supply level, conversion plus sampling time is  $33.9\mu S$  and supply current is  $250\mu A$  (1.25 mW). With a 3.3V supply the conversion plus sampling time is  $150.2\mu S$  and current is reduced to  $150\mu A$  (0.5 mW).

The device features automatic shutdown and will shutdown to a  $\pm 0.5 \,\mu\text{A}$  power level as  $\overline{\text{CS}}$  is brought high (de-selected). Power is proportional to conversion duty cycle and varies from 250  $\mu\text{A}$  at 34 $\mu\text{S}$  (Duty cycle = 100%) to 6.25 $\mu$ a at 1.4 ms (Duty cycle = 2.5%).

### **Examples:**

<b>Conversion rate</b>	<u>I<sub>cc</sub> @ 5V</u>	<b>Duty Cycle</b>
34 µS	250 μΑ	100%
68 μS	125 μΑ	50%
136 µS	$62.5 \mu\text{A}$	25%
1.4 mS	6.25 µA	2.5%

### **MUX ADDRESSING**

Mux Addres	ssing	Channel #		Channel #		GND	Comments
SGL/DIFF	ODD/SIGN	0	1				
0	0	V <sub>INH</sub>	V <sub>INL</sub>		Full Differential Mode		
0	1	V <sub>INL</sub>	$V_{INH}$				
1	0	$V_{INH}$		$V_{INL}$	Single Ended Mux Mode		
1	1	V <sub>INH</sub>		V <sub>INL</sub>			

### ADC TRANSFER FUNCTION

$\begin{array}{c} \textbf{INPUT VOLTAGE} \\ (\textbf{V}_{\textbf{INH}}\textbf{-}\textbf{V}_{\textbf{INL}})* \end{array}$	$\begin{array}{c} \textbf{INPUT VOLTAGE} \\ \textbf{AT V}_{CC}/\textbf{V}_{REF} = \textbf{5V} \end{array}$	OUTPUT CODE
0 LSB	0V	0000000000
1 LSB	0.0049V	0000000001
512 LSB	2.5000V	1000000000
1022 LSB	4.9902V	1111111110
1023 LSB	4.9951V	1111111111

<sup>\*</sup> See Mux Addressing Table for a definition of  $V_{INH}$  -  $V_{INI}$ .

The device is configured such that it delivers serial data MSB first requiring 15 clock periods for a full conversion. Please refer to the timing diagram.

### **Circuit Operation**

The device will ignore any leading zeros applied to the DIN pin even if  $\overline{CS}$  is low. After Chip Select Bar ( $\overline{CS}$ ) is brought low and the START bit is clocked in to the converter, the conversion sequence is initiated. Two additional bits are clocked in immediately following the START bit: SGL/DIFF and ODD/SIGN. The second and third bits clocked in determine the MUX configuration (see MUX addressing table). Please refer to the timing diagram.

The SGL/DIFF bit when zero sets the input MUX for full differential mode and when one, sets the input MUX for single ended mode. The ODD/SIGN bit when zero sets channel zero as the positive input (ground referred for single ended operation and referred to channel one in differential mode). With the ODD/SIGN bit one, channel one will be the positive input (ground referred for single ended operation and referred to channel zero in differential mode).

The SP8537 is a SAR converter with full differential multiplexed front end, capacitive DAC, precision comparator, Successive Approximations Register, control logic and data output register. After the input is sampled and held the conversion process begins. The DAC MSB is set and its output is compared with the signal input, if the DAC output is less than the input, the comparator outputs a one which is latched into the SAR and simultaneously made available at the ADC serial output pin. Each bit is tested in a similar manner until the SAR contains a code which represents the signal input to within  $\pm 1/2$  LSB. During this process the SAR content has been shifted out of the ADC serially. In the MSB first format the data will appear at the DOUT pin MSB through LSB in 15 clock periods. Note that the Chip Select Bar pin must be toggled high between conversions. The DOUT pin will be in a high impedance state whenever Chip Select Bar is high. After Chip Select Bar has been toggled and brought low again, the converter is ready to accept another START bit and begin a new conversion.

### **Full Differential Sampling**

The **SP8537** can be configured for single-ended sampling (i.e. CH0-ground or CH1-ground) or full differential sampling (CH0-CH1 or CH1-CH0). In the full differential sampling configuration, both inputs are sampled and held simultaneously. Because of the balanced differential sampling, dynamic common mode noise riding along the input signal is cancelled above and beyond DC noise. This is a significant improvement over psuedo-differential sampling schemes, where the low side of the input must remain constant during the conversion, and therefore only DC noise (i.e. signal offset) is cancelled. If AC common mode noise is left to be converted along with the differental component, the output signal will be degraded.

Full differential sampling allows flexibility in converting the input signal. If the signal low-side is already tied to a ground elsewhere in the system, it can be hardwired to the low side channel (i.e. CH0 or CH1) which acts as a signal ground sense, breaking a potential ground loop. It is also possible to drive the inputs balanced differential, as long as both inputs are within the power rails. In this configuration, both the high and low signals have the same impedance looking back to ground, and therefore pick up the same noise along the physical path from signal source (i.e. sensor, transducer, battery) to converter. This noise becomes common mode, and is cancelled out by the differential sampling of the **SP8537**.

### **Layout Considerations**

To preserve the high resolution and linearity of the **SP8537** attention must be given to circuit board layout, ground impedance and bypassing.

A circuit board layout which includes separate analog and digital ground planes will prevent the coupling of noise into sensitive converter circuits and will help to preserve the dynamic performance of the device. In single ended mode, the analog input signal should be referenced to the ground pin of the converter. This prevents any voltage drops that occur in the power supply's common return from appearing in series with the input signal.


In full differential mode, the high and low side board traces should run close to each other, with the same layout. This will insure that any noise coupling will be common mode, and cancelled by the converters (patent pending) full differential architecture.

If separate analog and digital ground planes are not possible, care should be used to prevent coupling between analog and digital signals. If analog and digital lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated by a circuit board trace which is connected to common.


The **SP8537** VCC pin is also the reference pin for the device. This means that noise on the VCC pin will be proportionally represented as noise in the converters output data. A noise signal of 4.88mV (at a 5V supply) will produce 1 LSB of error in the output data. The VCC pin should be bypassed to the ground pin with a parallel

combination of a 6.8µF tantalum and a 0.1µF ceramic capacitor. To maintain maximum system accuracy, the supply connected to the VCC pin should be well isolated from digital supplies and wide load variations. A separate conductor from the supply regulator to the A/D converter will limit the effects of digital switching elsewhere in the system. Power supply noise can degrade the converters performance. Especially corrupting are noise and spikes from a switching power supply.

To avoid introducing distortion when driving the A/D converter input, the input signal source should be able to charge the **SP8537's** equivalent 20 pF of input capacitance from zero volts to the signal level in 1.5 clock periods.





LSB First Conversion





**MSB First Conversion** 


SP8537 Timing Diagram





























# **OBSOLETE - HISTORICAL REFERENCE ONLY**

### ORDERING INFORMATION ...... Linearity (LSB) ...... Temperature Range ......

Please consult the factory for pricing and availability on a Tape-On-Reel option.

The information furnished herein by Sipex has been carefully reviewed for accuracy and reliability. Its application or use, however, is solely the responsibility of the user. No responsibility for use of this information is assumed by Sipex, and this information shall not explicitly or implicitly become part of the terms and conditions of any subsequent sales agreement with Sinex.

By the sale or transfer of this information, Sipex assumes no responsibility for any infringement of patents or other rights of third parties which may result from its use. No license or other proprietary rights are granted by implication or otherwise under any patent or patent rights of Sipex Corporation.

Life Support Policy: Sipex Corporation does not authorize or warrant any Sipex product for use in life support devices and/or systems without the express written approval of the President of Sipex Corporation. Life support devices or systems are devices which:

- are intended for surgical implant into the body or
- are intended to support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the appropriate documentation can be reasonably expected to result in significant injury to the user.



### SIGNAL PROCESSING EXCELLENCE

### **Sipex Corporation**

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (978) 934-7500 FAX: (978) 935-7600

### **European Sales Offices:**

ENGLAND: Sipex Corporation 2 Linden House Turk Street Alton Hampshire GU34 IAN England TEL: 44-1420-549527 FAX: 44-1420-542700

e-mail: mikeb@sipex.co.uk

GERMANY:

Sipex GmbH Gautinger Strasse 10 82319 Starnberg TEL: 49.81.51.89810 FAX: 49.81.51.29598 e-mail: sipex-starnberg@t-online.de

JAPAN:

Nippon Sipex Corporation Yahagi No. 2 Building 3-5-3 Uchikanda, Chiyoda-ku Tokyo 101 TEL: 81.3.3256.0577

### Far East:

FAX: 81 3 3256 0621

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.