

### FEATURES:

- Flash Organization: 1M x16
- Dual-Bank Architecture for Concurrent Read/Write Operation
  - 16 Mbit: 12 Mbit + 4 Mbit
- SRAM Organization:
  - 2 Mbit: 128K x16
    - 4 Mbit: 256K x16
    - 8 Mbit: 512K x16
- Single 2.7-3.3V Read and Write Operations
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 25 mA (typical)
  - Standby Current: 20 µÅ (typical)
- Hardware Sector Protection (WP#)
  - Protects 4 outer most sectors (4 KWord) in the larger bank by holding WP# low and unprotects by holding WP# high
- Hardware Reset Pin (RST#)
  - Resets the internal state machine to reading data array
- Sector-Erase Capability
  - Uniform 1 KWord sectors

- Block-Erase Capability
  - Uniform 32 KWord blocks
- Read Access Time
  - Flash: 70 ns
  - SRAM: 70 ns
- Latched Address and Data
- Fast Erase and Word-Program:
  - Sector-Erase Time: 18 ms (typical)
  - Block-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 70 ms (typical)
  - Word-Program Time: 14 µs (typical)
  - Chip Rewrite Time: 8 seconds (typical)
- Automatic Write Timing
  - Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bit
  - Data# Polling
  - Ready/Busy# pin
- CMOS I/O Compatibility
- JEDEC Standard Command Set
- Conforms to Common Flash Memory Interface (CFI)
- Packages Available
  - 56-ball LFBGA (8mm x 10mm)
  - 62-ball LFBGA (8mm x 10mm)

## **PRODUCT DESCRIPTION**

The SST34HF16x1A and SST34HF1681 ComboMemory devices integrate a 1M x16 CMOS flash memory bank with either a 128K x16, 256K x16, or 512K x16 CMOS SRAM memory bank in a multi-chip package (MCP). These devices are fabricated using SST's proprietary, high-performance CMOS SuperFlash technology incorporating the split-gate cell design and thick oxide tunneling injector to attain better reliability and manufacturability compared with alternate approaches. The SST34HF16x1A and SST34HF1681 devices are ideal for applications such as cellular phones, GPS devices, PDAs, and other portable electronic devices in a low power and small form factor system.

The SST34HF16x1A and SST34HF1681 feature dual flash memory bank architecture allowing for concurrent operations between the two flash memory banks and the SRAM. The devices can read data from either bank while an Erase or Program operation is in progress in the opposite bank. The two flash memory banks are partitioned into 4 Mbit and 12 Mbit with bottom sector protection options for storing boot code, program code, configuration/parameter data and user data.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles. The SST34HF16x1A and SST34HF1681 devices offer a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years. With high performance Word-Program, the flash memory banks provide a typical Word-Program time of 14 µsec. The entire flash memory bank can be erased and programmed wordby-word in typically 8 seconds for the SST34HF16x1A and SST34HF1681, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent flash write, the SST34HF16x1A and SST34HF1681 devices contain on-chip hardware and software data protection schemes.



The flash and SRAM operate as two independent memory banks with respective bank enable signals. The memory bank selection is done by two bank enable signals. The SRAM bank enable signals, BES1# and BES2, select the SRAM bank. The flash memory bank enable signal, BEF#, has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The memory banks are superimposed in the same memory address space where they share common address lines, data lines, WE# and OE# which minimize power consumption and area.

Designed, manufactured, and tested for applications requiring low power and small form factor, the SST34HF16x1A and SST34HF1681 are offered in both commercial and extended temperatures and a small footprint package to meet board space constraint requirements.

### **Device Operation**

The SST34HF16x1A and SST34HF1681 uses BES1#, BES2 and BEF# to control operation of either the flash or the SRAM memory bank. When BEF# is low, the flash bank is activated for Read, Program or Erase operation. When BES1# is low, and BES2 is high the SRAM is activated for Read and Write operation. BEF# and BES1# cannot be at low level, and BES2 cannot be at high level at the same time. If all bank enable signals are asserted, bus contention will result and the device may suffer permanent damage. All address, data, and control lines are shared by flash and SRAM memory banks which minimizes power consumption and loading. The device goes into standby when BEF# and BES1# bank enables are raised to  $V_{IHC}$  (Logic High) or when BEF# is high and BES2 is low.

### **Concurrent Read/Write Operation**

Dual bank architecture of SST34HF16x1A and SST34HF1681 devices allows the Concurrent Read/Write operation whereby the user can read from one bank while program or erase in the other bank. This operation can be used when the user needs to read system code in one bank while updating data in the other bank. See Figure 1 for Dual-Bank Memory Organization.

### **CONCURRENT READ/WRITE STATES**

Fla	ash	
Bank 1 Bank 2		SRAM
Read	Write	No Operation
Write	Read	No Operation
Write	No Operation	Read
No Operation	Write	Read
Write	No Operation	Write
No Operation	Write	Write

**Note:** For the purposes of this table, write means to Block-, Sector, or Chip-Erase, or Word-Program as applicable to the appropriate bank.

## **Flash Read Operation**

The Read operation of the SST34HF16x1A and SST34HF1681 is controlled by BEF# and OE#, both have to be low for the system to obtain data from the outputs. BEF# is used for device selection. When BEF# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either BEF# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 7).



## Flash Word-Program Operation

The SST34HF16x1A and SST34HF1681 are programmed on a word-by-word basis. Before Program operations, the memory must be erased first. The Program operation consists of three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed typically within 10 µs. See Figures 8 and 9 for WE# and BEF# controlled Program operation timing diagrams and Figure 22 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.

## Flash Sector/Block-Erase Operation

The Sector/Block-Erase operation allows the system to erase the device on a sector-by-sector or block-by-block basis. The SST34HF16x1A and SST34HF1681 offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 1 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a sixbyte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. See Figures 13 and 14 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored.

## Flash Chip-Erase Operation

The SST34HF16x1A and SST34HF1681 provide a Chip-Erase operation, which allows the user to erase all unprotected sectors/blocks to the "1" state. This is useful when the device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or BEF#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bits or Data# Polling. See Table 4 for the command sequence, Figure 12 for timing diagram, and Figure 25 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

## Flash Write Operation Status Detection

The SST34HF16x1A and SST34HF1681 provide one hardware and two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The hardware detection uses the Ready/Busy# (RY/BY#) pin. The software detection includes two status bits: Data# Polling (DQ<sub>7</sub>) and Toggle Bit (DQ<sub>6</sub>). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Ready/Busy# (RY/ BY#), Data# Polling (DQ<sub>7</sub>) or Toggle Bit (DQ<sub>6</sub>) read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ<sub>7</sub> or DQ<sub>6</sub>. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



## Ready/Busy# (RY/BY#)

The SST34HF16x1A and SST34HF1681 include a Ready/ Busy# (RY/BY#) output signal. During any SDP initiated operation, e.g., Erase, Program, CFI or ID Read operation, RY/BY# is actively pulled low, indicating a SDP controlled operation is in Progress. The status of RY/BY# is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block- or Bank-Erase, the RY/BY# is valid after the rising edge of sixth WE# or (BEF#) pulse. RY/BY# is an open drain output that allows several devices to be tied in parallel to V<sub>DD</sub> via an external pull up resistor. Ready/Busy# is in high impedance whenever OE# or BEF# is high or RST# is low. There is a 1  $\mu$ s bus recovery time (T<sub>BR</sub>) required before valid data can be read on the data bus. New commands can be entered immediately after RY/BY# goes high.

## Flash Data# Polling (DQ7)

When the SST34HF16x1A and SST34HF1681 are in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling (DQ<sub>7</sub>) is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling (DQ7) is valid after the rising edge of sixth WE# (or BEF#) pulse. See Figure 10 for Data# Polling (DQ7) timing diagram and Figure 23 for a flowchart. There is a 1  $\mu$ s bus recovery time (T<sub>BR</sub>) required before valid data can be read on the data bus. New commands can be entered immediately after DQ7 becomes true data.

## Flash Toggle Bits (DQ<sub>6</sub>)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the  $DQ_6$  bit will stop toggling. The device is then ready for the next operation. The Toggle Bit ( $DQ_6$ ) is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Toggle Bit ( $DQ_6$ ) is valid after the rising edge of sixth WE# (or BEF#) pulse. See Figure 11 for Toggle Bit timing diagram and Figure 23 for a flowchart. There is a 1 µs bus recovery time ( $T_{BR}$ ) required before valid data can be read on the data bus. New commands can be entered immediately after  $DQ_6$  no longer toggles.

## **Data Protection**

The SST34HF16x1A and SST34HF1681 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

## Hardware Data Protection

<u>Noise/Glitch Protection:</u> A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

 $\underline{V_{DD}}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, BEF# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

## **Hardware Block Protection**

The SST34HF16x1A and SST34HF1681 provide a hardware block protection which protects the outermost 4 KWord in Bank 1. The block is protected when WP# is held low. See Figure 1 for Block-Protection location.

A user can disable block protection by driving WP# high thus allowing erase or program of data into the protected sectors. WP# must be held high prior to issuing the write command and remain stable until after the entire Write operation has completed.

## Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least  $T_{RP}$  any in-progress operation will terminate and return to Read mode (see Figure 19). When no internal Program/Erase operation is in progress, a minimum period of  $T_{RHR}$  is required after RST# is driven high before a valid Read can take place (see Figure 18).

The Erase operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity. See Figures 18 and 19 for timing diagrams.

## Software Data Protection (SDP)

The SST34HF16x1A and SST34HF1681 provide the JEDEC standard Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. The SST34HF16x1A and SST34HF1681 are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within  $T_{RC}$ . The contents of DQ<sub>15</sub>-DQ<sub>8</sub> are "Don't Care" during any SDP command sequence.

### **Common Flash Memory Interface (CFI)**

The SST34HF16x1A and SST34HF1681 also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as Software ID Entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

## **Product Identification**

The Product Identification mode identifies the device as the SST34HF16x1A or SST34HF1681 and manufacturer as SST. This mode may be accessed by software operations only. The hardware device ID Read operation, which is typically used by programmers cannot be used on this device because of the shared lines between flash and SRAM in the multi-chip package. Therefore, application of high volt-

age to pin  $A_9$  may damage this device. Users may use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Tables 3 and 4 for software operation, Figure 15 for the Software ID Entry and Read timing diagram and Figure 24 for the ID Entry command sequence flowchart.

### TABLE 1: PRODUCT IDENTIFICATION

	ADDRESS	DATA
Manufacturer's ID	0000H	00BFH
Device ID		
SST34HF1621A/1641A/1681	0001H	2761H

T1.0 1217

### Product Identification Mode Exit/ CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/ CFI Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 17 for timing waveform and Figure 24 for a flowchart.

## **SRAM Operation**

With BES1# low, BES2 and BEF# high, the SST34HF16x1A and SST34HF1681 operate as either 128K x16, 256K x16, or 512K x16 CMOS SRAM, with fully static operation requiring no external clocks or timing strobes. The SST34HF16x1A and SST34HF1681 SRAM is mapped into the first 512 KWord address space. When BES1#, BEF# are high and BES2 is low, all memory banks are deselected and the device enters standby. Read and Write cycle times are equal. The control signals UBS# and LBS# provide access to the upper data byte and lower data byte. See Table 3 for SRAM Read and Write data byte control modes of operation.






## SRAM Read

The SRAM Read operation of the SST34HF16x1A and SST34HF1681 is controlled by OE# and BES1#, both have to be low with WE# and BES2 high for the system to obtain data from the outputs. BES1# and BES2 are used for SRAM bank selection. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 4, for further details.

### **SRAM Write**

The SRAM Write operation of the SST34HF16x1A and SST34HF1681 is controlled by WE# and BES1#, both have to be low, BES2 must be high for the system to write to the SRAM. During the Word-Write operation, the addresses and data are referenced to the rising edge of either BES1#, WE#, or the falling edge of BES2 whichever occurs first. The write time is measured from the last falling edge of BES#1 or WE# or the rising edge of BES2 to the first rising edge of BES1#, or WE# or the falling edge of BES2. Refer to the Write cycle timing diagrams, Figures 5 and 6, for further details.





Data Sheet

Bottom Sector Protection; 32 KWord Block	ks <sup>.</sup> 1 KWord Sec	tors	
	FFFFFH		
	F8000H	Block 31	
	F7FFH F0000H	Block 30	
	EFFFFH	Block 29	
	E8000H E7FFFH	BIUCK 29	-
	E0000H	Block 28	Bank
	DFFFFH	Block 27	   入   N
	D8000H D7FFFH	Pleak 00	
	D0000H CFFFFH	Block 26	_
	C8000H	Block 25	
	C7FFFH C0000H	Block 24	
	BFFFFH	Block 23	
	B8000H	BIOCK 25	-
	B7FFFH B0000H	Block 22	
	AFFFFH	Block 21	
	A8000H A7FFFH		-
	A0000H	Block 20	_
	9FFFFH 98000H	Block 19	
	97FFFH	Block 18	
	90000H 8FFFFH		-
	88000H	Block 17	_
	87FFFH 80000H	Block 16	
	7FFFFH	Block 15	
	78000H 77FFFH		-
	70000H	Block 14	_
	6FFFH 68000H	Block 13	
	67FFFH	Block 12	
	60000H 5FFFFH		Bank
	58000H	Block 11	
	57FFFH 50000H	Block 10	
	4FFFFH	Block 9	
	48000H 47FFFH	Pleak 9	-
	40000H	Block 8	_
	3FFFFH 38000H	Block 7	
	37FFFH	Block 6	
	30000H 2FFFFH	Diask 5	-
	28000H 27FFFH	Block 5	
	27FFFH 20000H	Block 4	
	1FFFFH	Block 3	
	18000H 17FFFH	Diast: 0	
	10000H	Block 2	4
	00FFFFH 008000H	Block 1	
	007FFFH		
ح 4 KWord Sector Protection	001000H 000FFFH	Block 0	
(Four 1 KWord Sectors) く	000000H		
		121	I7 F01.0

### FIGURE 1: SST34HF16x1A and SST34HF1681, 1 Mbit x16 Concurrent SuperFlash Dual-Bank Memory Organization






FIGURE 2: PIN ASSIGNMENTS FOR 56-BALL LFBGA (8MM X 10MM)




FIGURE 3: PIN ASSIGNMENTS FOR 62-BALL LFBGA (8MM X 10MM) INTEL COMPATIBLE PACKAGE



#### Data Sheet

### TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
$A_{MS}^{1}$ to $A_{0}$	Address Inputs	To provide flash address, $A_{19}$ - $A_0$ . To provide SRAM address, $A_{MS}$ - $A_0$
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Inputs/Outputs	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low
BES1#	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES1# is low
BES2	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES2 is high
OEF# <sup>2</sup>	Output Enable	To gate the data output buffers for Flash <sup>2</sup> only
OES# <sup>2</sup>	Output Enable	To gate the data output buffers for SRAM <sup>2</sup> only
WEF# <sup>2</sup>	Write Enable	To control the Write operations for Flash <sup>2</sup> only
WES# <sup>2</sup>	Write Enable	To control the Write operations for SRAM <sup>2</sup> only
OE#	Output Enable	To gate the data output buffers
WE#	Write Enable	To control the Write operations
UBS#	Upper Byte Control (SRAM)	To enable DQ <sub>15</sub> -DQ <sub>8</sub>
LBS#	Lower Byte Control (SRAM)	To enable DQ7-DQ0
WP#	Write Protect	To protect and unprotect sectors from Erase or Program operation
RST#	Reset	To Reset and return the device to Read mode
RY/BY#	Ready/Busy#	To output the status of a Program or Erase Operation RY/BY# is a open drain output, so a $10K\Omega - 100K\Omega$ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.
$V_{SSF}^2$	Ground	Flash <sup>2</sup> only
$V_{SSS}^2$	Ground	SRAM <sup>2</sup> only
V <sub>SS</sub>	Ground	
V <sub>DDF</sub>	Power Supply (Flash)	2.7-3.3V Power Supply to Flash only
V <sub>DDS</sub>	Power Supply (SRAM)	2.7-3.3V Power Supply to SRAM only
NC	No Connection	Unconnected pins

1. A<sub>MS</sub> = Most Significant Address

 $A_{MS} = A_{16}$  for SST34HF1621A,  $A_{17}$  for SST34HF1641A, and  $A_{18}$  for SST34HF1681

2. LS package only

T2.1 1217



### Data Sheet

### TABLE 3: OPERATIONAL MODES SELECTION<sup>1</sup>

Mode	BEF#	BES1#	BES2 <sup>2</sup>	OE# <sup>3</sup>	WE# <sup>3</sup>	LBS#	UBS#	DQ <sub>0-7</sub>	DQ <sub>8-15</sub>
Full Standby	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	HIGH-Z	HIGH-Z
		Х	V <sub>IL</sub>	Х	Х	Х	Х		
Output Disable	VIH	VIL	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	HIGH-Z	HIGH-Z
		VIL	V <sub>IH</sub>	Х	Х	V <sub>IH</sub>	V <sub>IH</sub>		
	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	HIGH-Z	HIGH-Z
		Х	VIL						
Flash Read	VIL	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
		Х	V <sub>IL</sub>						
Flash Write	VIL	V <sub>IH</sub>	Х	V <sub>IH</sub>	VIL	Х	Х	D <sub>IN</sub>	D <sub>IN</sub>
		Х	V <sub>IL</sub>						
Flash Erase	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	Х
		Х	VIL						
SRAM Read	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>
						V <sub>IH</sub>	V <sub>IL</sub>	HIGH-Z	D <sub>OUT</sub>
						VIL	V <sub>IH</sub>	D <sub>OUT</sub>	HIGH-Z
SRAM Write	V <sub>IH</sub>	VIL	V <sub>IH</sub>	Х	VIL	V <sub>IL</sub>	V <sub>IL</sub>	D <sub>IN</sub>	D <sub>IN</sub>
						V <sub>IH</sub>	V <sub>IL</sub>	HIGH-Z	D <sub>IN</sub>
						VIL	V <sub>IH</sub>	D <sub>IN</sub>	HIGH-Z
Product	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х		urer's ID <sup>5</sup>
Identification <sup>4</sup>		Х	V <sub>IL</sub>					Devid	ce ID <sup>5</sup>

1. X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

2. Do not apply BEF# =  $V_{IL},\,BES1\#$  =  $V_{IL}$  and BES2 =  $V_{IH}$  at the same time

3. OE# = OEF# and OES#

WE# = WEF# and WES# for LS package only

4. Software mode only

5. With  $A_{19}$ - $A_1$  = 0; SST Manufacturer's ID = 00BFH, is read with  $A_0$ =0,

SST34HF16x1A/1681 Device ID = 2761H, is read with  $A_0=1$ 

T3.2 1217



Command Sequence	1st I Write		2nd I Write (		3rd Write		4th Write		5th E Write (		6th Write	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>								
Word-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA <sub>X</sub> <sup>4</sup>	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA <sub>X</sub> <sup>4</sup>	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry <sup>5</sup>	5555H	AAH	2AAAH	55H	5555H	90H						
CFI Query Entry <sup>5</sup>	5555H	AAH	2AAAH	55H	5555H	98H						
Software ID Exit/ CFI Exit <sup>6</sup>	5555H	AAH	2AAAH	55H	5555H	F0H						
	•	•	•				•		•			T4.1 1217

#### **TABLE** 4: SOFTWARE COMMAND SEQUENCE

1. Address format  $A_{14}$ - $A_0$  (Hex), Address  $A_{19}$ - $A_{15}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for the Command sequence.

2. Data format  $\text{DQ}_{15}\text{-}\text{DQ}_8$  can be  $V_{\text{IL}}$  or  $V_{\text{IH}},$  but no other value, for Command sequence.

3. WA = Program Word address

4. SA<sub>X</sub> for Sector-Erase; uses A<sub>19</sub>-A<sub>11</sub> address lines

 $BA_X$ , for Block-Erase; uses  $A_{19}$ - $A_{15}$  address lines

5. The device does not remain in Software Product Identification Mode if powered down.

6. With  $A_{20}$ - $A_1$  = 0; SST Manufacturer's ID = 00BFH, is read with  $A_0$ =0

SST34HF16x1A/1681 Device ID = 2761H, is read with  $A_0=1$ .

### TABLE 5: CFI QUERY IDENTIFICATION STRING<sup>1</sup>

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0001H	Primary OEM command set
14H	0007H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

1. Refer to CFI publication 100 for more details.

T5.0 1217



### Data Sheet

Address	Data	Data	
1BH	0027H	V <sub>DD</sub> Min (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts	
1CH	0036H	V <sub>DD</sub> Max (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts	
1DH	0000H	$V_{PP}$ Min (00H = no $V_{PP}$ pin)	
1EH	0000H	$V_{PP}$ Max (00H = no $V_{PP}$ pin)	
1FH	0004H	Typical time out for Word-Program $2^{N} \mu s$ (24 = 16 $\mu s$ )	
20H	0000H	Typical time out for Min size buffer program $2^{N} \mu s$ (00H = not supported)	
21H	0004H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)	
22H	0006H	Typical time out for Chip-Erase $2^{N}$ ms ( $2^{6}$ = 64 ms)	
23H	0001H	Maximum time out for Word-Program $2^{N}$ times typical ( $2^{1} \times 2^{4} = 32 \mu s$ )	
24H	0000H	Maximum time out for buffer program 2 <sup>N</sup> times typical	
25H	0001H	Maximum time out for individual Sector/Block-Erase $2^{N}$ times typical $(2^{1} \times 2^{4} = 32 \text{ ms})$	
26H	0001H	Maximum time out for Chip-Erase $2^{N}$ times typical ( $2^{1} \times 2^{6} = 128$ ms)	
	•	Т	6.0 1217

#### TABLE 6: SYSTEM INTERFACE INFORMATION

### TABLE 7: Device Geometry Information

Address	Data	Data
27H	0015H	Device size = $2^{N}$ Byte (15H = 21; $2^{21}$ = 2M Bytes)
28H	0001H	Flash Device Interface description; $0001H = x16$ -only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of byte in multi-byte write = $2^{N}$ (00H = not supported)
2BH	0000H	
2CH	0002H	Number of Erase Sector/Block sizes supported by device
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	0003H	y = 1023 + 1 = 1024 sectors (03FF = 1023)
2FH	0008H	
30H	0000H	z = 8 x 256 Bytes = 2 KByte/sector (0008H = 8)
31H	001FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	0000H	y = 31 + 1 = 32 blocks (001F = 31)
33H	0000H	
34H	0001H	z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)

T7.0 1217



#### Data Sheet

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	
Storage Temperature	
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>DD</sub> <sup>1</sup> +0.3V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> <sup>1</sup> +1.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Output Short Circuit Current <sup>2</sup>	50 mA
1. $V_{DD} = V_{DDF}$ and $V_{DDS}$	

2. Outputs shorted for no more than one second. No more than one output shorted at a time.

#### **OPERATING RANGE**

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0°C to +70°C	2.7-3.3V
Extended	-20°C to +85°C	2.7-3.3V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time 5 ns	
Output Load $C_L = 30 \text{ pF}$	
See Figures 20 and 21	




### Data Sheet

### **TABLE** 8: DC OPERATING CHARACTERISTICS ( $V_{DD} = V_{DDF}$ and $V_{DDS} = 2.7-3.3V$ )

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Active V <sub>DD</sub> Current				Address input = $V_{ILT}/V_{IHT}$ , at f=1/T <sub>RC</sub> Min,
					V <sub>DD</sub> =V <sub>DD</sub> Max, all DQs open
	Read				OE#=V <sub>IL</sub> , WE#=V <sub>IH</sub>
	Flash		35	mA	BEF#=V <sub>IL</sub> , BES1#=V <sub>IH</sub> , or BES2=V <sub>IL</sub>
	SRAM		30	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
	Concurrent Operation		60	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
	Write <sup>1</sup>				WE#=V <sub>IL</sub>
	Flash		40	mA	BEF#=VIL, BES1#=VIH, or BES2=VIL, OE#=VIH
	SRAM		30	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>
I <sub>SB</sub>	Standby V <sub>DD</sub> Current 3.0V		40	μA	V <sub>DD</sub> = V <sub>DD</sub> Max, BEF#=BES1#=V <sub>IHC</sub> , BES2=V <sub>ILC</sub>
	3.3V		75	μA	
I <sub>RT</sub>	Reset V <sub>DD</sub> Current		30	μA	Reset=V <sub>SS</sub> ±0.3V
ILI	Input Leakage Current		1	μA	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
I <sub>LO</sub>	Output Leakage Current		10	μA	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
VIL	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
VILC	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IH</sub>	Input High Voltage	$0.7 V_{DD}$		V	V <sub>DD</sub> =V <sub>DD</sub> Max
VIHC	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OLF</sub>	Flash Output Low Voltage		0.2	V	$I_{OL}$ =100 µA, V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>OHF</sub>	Flash Output High Voltage	V <sub>DD</sub> -0.2		V	$I_{OH}$ =-100 µA, $V_{DD}$ = $V_{DD}$ Min
V <sub>OLS</sub>	SRAM Output Low Voltage		0.4	V	$IOL = 1 \text{ mA}, V_{DD} = V_{DD} \text{ Min}$
V <sub>OHS</sub>	SRAM Output High Voltage	2.2		V	IOH =-500 $\mu$ A, V <sub>DD</sub> =V <sub>DD</sub> Min

1.  $I_{DD}$  active while Erase or Program is in progress.

T8.1 1217





T9.0 1217

### TABLE 9: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Write Operation	100	μs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

#### TABLE 10: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
CI/O <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	20 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	16 pF
			T10.0 1217

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

#### **TABLE 11: FLASH RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
ILTH <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T11.0 1217

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



## **AC CHARACTERISTICS**

### TABLE 12: SRAM READ CYCLE TIMING PARAMETERS

		Min	Мах	Units
T <sub>RCS</sub>	Read Cycle Time	70		ns
T <sub>AAS</sub>	Address Access Time		70	ns
T <sub>BES</sub>	Bank Enable Access Time		70	ns
T <sub>OES</sub>	Output Enable Access Time		35	ns
T <sub>BYES</sub>	UBS#, LBS# Access Time		70	ns
T <sub>BLZS</sub> <sup>1</sup>	BES# to Active Output	0		ns
T <sub>OLZS</sub> <sup>1</sup>	Output Enable to Active Output	0		ns
T <sub>BYLZS</sub> <sup>1</sup>	UBS#, LBS# to Active Output	0		ns
T <sub>BHZS</sub> <sup>1</sup>	BES# to High-Z Output		25	ns
T <sub>OHZS</sub> <sup>1</sup>	Output Disable to High-Z Output		25	ns
T <sub>BYHZS</sub> <sup>1</sup>	UBS#, LBS# to High-Z Output		35	ns
T <sub>OHS</sub>	Output Hold from Address Change	10		ns
	•		•	T12.2 1217

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

### TABLE 13: SRAM WRITE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T <sub>WCS</sub>	Write Cycle Time	70		ns
T <sub>BWS</sub>	Bank Enable to End-of-Write	60		ns
T <sub>AWS</sub>	Address Valid to End-of-Write	60		ns
T <sub>ASTS</sub>	Address Set-up Time	0		ns
T <sub>WPS</sub>	Write Pulse Width	60		ns
T <sub>WRS</sub>	Write Recovery Time	0		ns
T <sub>BYWS</sub>	UBS#, LBS# to End-of-Write	60		ns
T <sub>ODWS</sub>	Output Disable from WE# Low		30	ns
T <sub>OEWS</sub>	Output Enable from WE# High	0		ns
T <sub>DSS</sub>	Data Set-up Time	30		ns
T <sub>DHS</sub>	Data Hold from Write Time	0		ns

T13.2 1217



#### Data Sheet

Symbol	Parameter	Min	Мах	Units
T <sub>RC</sub>	Read Cycle Time	70		ns
T <sub>CE</sub>	Chip Enable Access Time		70	ns
T <sub>AA</sub>	Address Access Time		70	ns
T <sub>OE</sub>	Output Enable Access Time		35	ns
T <sub>CLZ</sub> <sup>1</sup>	BEF# Low to Active Output	0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		ns
T <sub>CHZ</sub> <sup>1</sup>	BEF# High to High-Z Output		20	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		20	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		ns
T <sub>RP</sub> <sup>1</sup>	RST# Pulse Width	500		ns
T <sub>RHR</sub> <sup>1</sup>	RST# High Before Read	50		ns
T <sub>RY</sub> <sup>1,2</sup>	RST# Pin Low to Read		150	μs

### TABLE 14: FLASH READ CYCLE TIMING PARAMETERS VDD = 2.7-3.3V

T14.3 1217

1. This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

2. This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase.

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		20	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	40		ns
T <sub>CS</sub>	WE# and BEF# Setup Time	0		ns
Т <sub>СН</sub>	WE# and BEF# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	BEF# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	BEF# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> 1	Software ID Access and Exit Time		150	ns
T <sub>BY</sub> <sup>1</sup>	RY/BY# Delay Time	90		ns
T <sub>BR</sub> <sup>1</sup>	Bus# Recovery Time		1	μs
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		100	ms

#### TABLE 15: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

T15.0 1217







FIGURE 4: SRAM READ CYCLE TIMING DIAGRAM



Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.

 If BES1# goes Low or BES2 goes high coincident with or after WE# goes Low, the output will remain at high impedance. If BES1# goes High or BES2 goes low coincident with or before WE# goes High, the output will remain at high impedance. Because D<sub>IN</sub> signals may be in the output state at this time, input signals of reverse polarity must not be applied.
 Ause = Most Significant SPAM Address.


3. A<sub>MSS</sub> = Most Significant SRAM Address

 $A_{MSS} = A_{16}$  for SST34HF1621A,  $A_{17}$  for SST34HF1641A, and  $A_{18}$  for SST34HF1681

#### FIGURE 5: SRAM WRITE CYCLE TIMING DIAGRAM (WE# CONTROLLED)<sup>1</sup>



Data Sheet




Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.


2. Because D<sub>IN</sub> signals may be in the output state at this time, input signals of reverse polarity must not be applied.

3. A<sub>MSS</sub> = Most Significant SRAM Address


 $A_{MSS} = A_{16}$  for SST34HF1621A,  $A_{17}$  for SST34HF1641A, and  $A_{18}$  for SST34HF1681









### FIGURE 7: FLASH READ CYCLE TIMING DIAGRAM







### FIGURE 8: FLASH WE# CONTROLLED WORD-PROGRAM CYCLE TIMING DIAGRAM




Note: X can be VIL or VIH, but no other value.






### FIGURE 10: FLASH DATA# POLLING TIMING DIAGRAM






### FIGURE 11: FLASH TOGGLE BIT TIMING DIAGRAM



Note: This device also supports BEF# controlled Chip-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 15.) X can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value.


### FIGURE 12: FLASH WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM





**Note:** This device also supports BEF# controlled Block-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 15.)  $BA_X = Block Address$ X can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value.

FIGURE 13: FLASH WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM




Note: This device also supports BEF# controlled Sector-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 15.)  $SA_X = Sector Address$ X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.


#### FIGURE 14: FLASH WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM






Note: X can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value. Device ID - 2761H for SST34HF1621A, SST34HF1641A, and SST34HF1681

### FIGURE 15: FLASH SOFTWARE ID ENTRY AND READ




24




### FIGURE 16: FLASH CFI ENTRY AND READ





Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value











FIGURE 19: RST# TIMING (DURING SECTOR- OR BLOCK-ERASE OPERATION)










FIGURE 21: A TEST LOAD EXAMPLE







FIGURE 22: WORD-PROGRAM ALGORITHM




Data Sheet




### FIGURE 23: WAIT OPTIONS












### **PRODUCT ORDERING INFORMATION**





### Valid combinations for SST34HF1621A

SST34HF1621A-70-4C-L1P SST34HF1621A-70-4C-L1PE	SST34HF1621A-70-4C-LS SST34HF1621A-70-4C-LSE	SST34HF1621A-70-4C-LFP
SST34HF1621A-70-4E-L1P SST34HF1621A-70-4E-L1PE	SST34HF1621A-70-4E-LS SST34HF1621A-70-4E-LSE	SST34HF1621A-70-4E-LFP
Valid combinations for SST34	4HF1641A	
SST34HF1641A-70-4C-L1P SST34HF1641A-70-4C-L1PE	SST34HF1641A-70-4C-LS SST34HF1641A-70-4C-LSE	SST34HF1641A-70-4C-LFP
SST34HF1641A-70-4E-L1P SST34HF1641A-70-4E-L1PE	SST34HF1641A-70-4E-LS SST34HF1641A-70-4E-LSE	SST34HF1641A-70-4E-LFP
Valid combinations for SST34	4HF1681	
SST34HF1681-70-4C-L1P	SST34HF1681-70-4C-LS	SST34HF1681-70-4C-LFP


SST34HF1681-70-4C-L1P	SST34HF1681-70-4C-LS	SST34HF1681-70-4C-LFP
SST34HF1681-70-4C-L1PE	SST34HF1681-70-4C-LSE	
SST34HF1681-70-4E-L1P	SST34HF1681-70-4E-LS	SST34HF1681-70-4E-LFP
SST34HF1681-70-4E-L1PE	SST34HF1681-70-4E-LSE	

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




Data Sheet

## PACKAGING DIAGRAMS



SST PACKAGE CODE: L1P






SST PACKAGE CODE: LS



### Data Sheet



# 56-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM SST PACKAGE CODE: LFP

#### TABLE 16: REVISION HISTORY

Number		Description	Date
00	•	Initial Release	Jul 2002
01	•	Added the LFP package and corresponding marketing part numbers	Nov 2002
02	•	Corrected signal references in Section "Ready/Busy# (RY/BY#)" on page 4	Jun 2003
	•	Corrected the Test Conditions for IDD in Table 8 on page 14	
	•	Added Revision History	
03	•	Removed 80 ns parts	Sep 2003
	•	Added non-Pb MPNs (See page 32)	

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com