




STP100NF04 STB100NF04, STB100NF04-1

N-CHANNEL 40V - 0.0043Ω - 120A TO-220/D²PAK/I²PAK
STripFET™ II POWER MOSFET

AUTOMOTIVE SPECIFIC

TYPE	V _{DSS}	R _{DS(on)}	I _D	P _w
STP100NF04	40 V	< 0.0046 Ω	120 A	300 W
STB100NF04	40 V	< 0.0046 Ω	120 A	300 W
STB100NF04-1	40 V	< 0.0046 Ω	120 A	300 W

- TYPICAL R_{DS(on)} = 0.0043 Ω
- STANDARD THRESHOLD DRIVE
- 100% AVALANCHE TESTED




DESCRIPTION

This Power Mosfet is the latest development of ST-Microelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

APPLICATIONS

- HIGH CURRENT, HIGH SWITCHING SPEED

INTERNAL SCHEMATIC DIAGRAM



SC06140

ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP100NF04	P100NF04	TO-220	TUBE
STB100NF04T4	B100NF04	D ² PAK	TAPE & REEL
STB100NF04-1	B100NF04	I ² PAK	TUBE

STP100NF04, STB100NF04, STB100NF04-1

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage ($V_{GS} = 0$)	40	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	40	V
V_{GS}	Gate- source Voltage	± 20	V
I_D (#)	Drain Current (continuos) at $T_C = 25^\circ\text{C}$	120	A
I_D	Drain Current (continuos) at $T_C = 100^\circ\text{C}$	120	A
I_{DM} (*)	Drain Current (pulsed)	480	A
P_{TOT}	Total Dissipation at $T_C = 25^\circ\text{C}$	300	W
	Derating Factor	2	W/ $^\circ\text{C}$
dv/dt (1)	Peak Diode Recovery voltage slope	6	V/ns
E_{AS} (2)	Single Pulse Avalanche Energy	1.2	J
T_j T_{stg}	Operating Junction Temperature Storage Temperature	-55 to 175	$^\circ\text{C}$

(*) Pulse width limited by safe operating area

(1) $I_{SD} \leq 120\text{A}$, $dI/dt \leq 300\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

(2) Starting $T_j = 25^\circ\text{C}$, $I_d = 60\text{A}$, $V_{DD}=30 \text{ V}$

(#) Current Limited by Package

THERMAL DATA

		TO-220 / I ² PAK / D ² PAK	
Rthj-case	Thermal Resistance Junction-case Max	0.5	$^\circ\text{C/W}$
Rthj-pcb	Thermal Resistance Junction-pcb Max	See Curve on page 6	$^\circ\text{C/W}$
Rthj-amb T_l	Thermal Resistance Junction-ambient (Free air) Max	62.5	$^\circ\text{C/W}$
	Maximum Lead Temperature For Soldering Purpose	300	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (TCASE = 25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250 \mu\text{A}$, $V_{GS} = 0$	40			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}$, $T_C = 125^\circ\text{C}$			1 10	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{V}$			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$	2		4	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10\text{V}$, $I_D = 50 \text{ A}$		0.0043	0.0046	Ω

ELECTRICAL CHARACTERISTICS (CONTINUED)

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g_{fs} (1)	Forward Transconductance	$V_{DS} = 15 \text{ V}$, $I_D = 50 \text{ A}$		150		S
C_{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}$, $f = 1 \text{ MHz}$, $V_{GS} = 0$		5100		pF
C_{oss}	Output Capacitance			1300		pF
C_{rss}	Reverse Transfer Capacitance			160		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 20 \text{ V}$, $I_D = 60 \text{ A}$		35		ns
t_r	Rise Time	$R_G = 4.7\Omega$ $V_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		220		ns
Q_g	Total Gate Charge	$V_{DD} = 32 \text{ V}$, $I_D = 120 \text{ A}$,		110		nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 10 \text{ V}$		35		nC
Q_{gd}	Gate-Drain Charge	(see, Figure 4)		35		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$	Turn-off Delay Time	$V_{DD} = 20 \text{ V}$, $I_D = 60 \text{ A}$		80		ns
t_f	Fall Time	$R_G = 4.7\Omega$ $V_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		50		ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				120	A
I_{SDM} (2)	Source-drain Current (pulsed)				480	A
V_{SD} (1)	Forward On Voltage	$I_{SD} = 120 \text{ A}$, $V_{GS} = 0$			1.3	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 120 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$		75		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 20 \text{ V}$, $T_j = 150^\circ\text{C}$		185		nC
I_{RRM}	Reverse Recovery Current	(see test circuit, Figure 5)		5		A


Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

STP100NF04, STB100NF04, STB100NF04-1


Power Derating vs Tc




Max Id Current vs Tc




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temp.




Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics




Normalized Breakdown voltage vs Temperature




STP100NF04, STB100NF04, STB100NF04-1


Thermal Resistance R_{thj-a} vs PCB Copper Area




Max Power Dissipation vs PCB Copper Area




Safe Operating Area



Thermal Impedance



Allowable I_{AV} vs. Time in Avalanche



The previous curve gives the safe operating area for unclamped inductive loads, single pulse or repetitive, under the following conditions:

$$P_{D(AVE)} = 0.5 * (1.3 * BV_{DSS} * I_{AV})$$

$$EAS(AR) = P_{D(AVE)} * t_{AV}$$

Where:

I_{AV} is the Allowable Current in Avalanche

P_{D(AVE)} is the Average Power Dissipation in Avalanche (Single Pulse)

t_{AV} is the Time in Avalanche

To derate above 25 °C, at fixed I_{AV}, the following equation must be applied:


$$I_{AV} = 2 * (T_{jmax} - T_{CASE}) / (1.3 * BV_{DSS} * Z_{th})$$

Where:

Z_{th} = K * R_{th} is the value coming from Normalized Thermal Response at fixed pulse width equal to T_{AV}.

SPICE THERMAL MODEL

Parameter	Node	Value
CTHERM1	5 - 4	0.011
CTHERM2	4 - 3	0.0012
CTHERM3	3 - 2	0.05
CTHERM4	2 - 1	0.1
RTERM1	5 - 4	0.09
RTERM2	4 - 3	0.02
RTERM3	3 - 2	0.11
RTERM4	2 - 1	0.17



S01600

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 3.1: Inductive Load Switching And Diode Recovery Times Waveform




Fig. 4: Gate Charge test Circuit





Fig. 4.1: Gate Charge test Waveform



STP100NF04, STB100NF04, STB100NF04-1

Fig. 5: Test Circuit For Diode Recovery Times







Fig. 5.1: Diode Recovery Times Waveform



TO-220 MECHANICAL DATA


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
C	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
E	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



P011C


D²PAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		8°			




TO-262 (I²PAK) MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
A1	2.40		2.72	0.094		0.107
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
c	0.49		0.70	0.019		0.027
c2	1.23		1.32	0.048		0.052
D	8.95		9.35	0.352		0.368
e	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
E	10		10.40	0.393		0.410
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L2	1.27		1.40	0.050		0.055




D²PAK FOOTPRINT



TUBE SHIPMENT (no suffix)*



TAPE AND REEL SHIPMENT (suffix "T4")*



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>