

## STB50NH02L

## N-CHANNEL 24V - 0.011 Ω - 50A D²PAK STripFET™ III POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	
STB50NH02L	24 V	< 0.0135 Ω	50 A	


- TYPICAL  $R_{DS}(on) = 0.011 \Omega @ 10 V$
- TYPICAL R<sub>DS</sub>(on) =  $0.015 \Omega @ 5 V$
- R<sub>DS(ON)</sub> \* Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- SURFACE-MOUNTING D2PAK (TO-263)
   POWER PACKAGE IN TUBE (NO SUFFIX) OR
   IN TAPE & REEL (SUFFIX "T4")

#### **DESCRIPTION**


The STB50NH02L utilizes the latest advanced design rules of ST's proprietary STripFET™ technology. This is suitable fot the most demanding DC-DC converter applications where high efficiency is to be achieved.

#### **APPLICATIONS**

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTERS



### INTERNAL SCHEMATIC DIAGRAM



#### **Ordering Information**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STB50NH02LT4	B50NH02L	TO-263	TAPE & REEL

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>spike(1)</sub>	Drain-source Voltage Rating	30	V
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	24	V
$V_{DGR}$	Drain-gate Voltage ( $R_{GS}$ = 20 kΩ)	24	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
Ι <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	50	А
ΙD	Drain Current (continuous) at T <sub>C</sub> = 100°C	36	А
I <sub>DM</sub> (2)	Drain Current (pulsed)	200	А
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> = 25°C	60	W
	Derating Factor	0.4	W/°C
E <sub>AS</sub> (3)	Single Pulse Avalanche Energy	200	mJ
T <sub>stg</sub>	Storage Temperature	-55 to 175	°C
Tj	Max. Operating Junction Temperature	-55 to 175	

September 2003 1/11

#### THERMAL DATA

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25~^{\circ}C$ UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 25 \text{ mA}, V_{GS} = 0$	24			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 20 V V <sub>DS</sub> = 20 V T <sub>C</sub> = 125°C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±100	nA

### ON (4)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	1	1.8		V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V V <sub>GS</sub> = 5 V	I <sub>D</sub> = 25 A I <sub>D</sub> = 12.5 A		0.011 0.015	0.0135 0.025	Ω Ω

#### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (4)	Forward Transconductance	V <sub>DS</sub> = 10 V I <sub>D</sub> = 19 A		19		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 15V f = 1 MHz V_{GS} = 0$		1070 305 45		pF pF pF
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias=0 Test Signal Level =20 mV Open Drain		1		Ω

#### **ELECTRICAL CHARACTERISTICS** (continued)

#### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time	$\begin{split} V_{DD} &= 10 \text{ V} & I_D = 25 \text{ A} \\ R_G &= 4.7 \Omega & V_{GS} = 4.5 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{split}$		7 62		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	0.44 ≤ V <sub>DD</sub> ≤10 V I <sub>D</sub> =50 A V <sub>GS</sub> =10 V		18 4 2.5	24	nC nC nC
Q <sub>oss</sub> (5)	Output Charge	V <sub>DS</sub> = 16 V V <sub>GS</sub> = 0 V		6.5		nC

#### **SWITCHING OFF**


Symb	ol Parameter	Test Co	Test Conditions		Тур.	Max.	Unit
t <sub>d(off)</sub>	Turn-off Delay Time Fall Time	$V_{DD} = 10 \text{ V}$ $R_G = 4.7\Omega$ , (Resistive Load	$I_D = 25 A$ $V_{GS} = 10 V$ d, Figure 3)		25 12	16	ns ns

#### **SOURCE DRAIN DIODE**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub>	Source-drain Current Source-drain Current (pulsed)				50 200	A A
V <sub>SD</sub> (4)	Forward On Voltage	I <sub>SD</sub> = 25 A V <sub>GS</sub> = 0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 50 \text{ A}$ di/dt = 100A/ $\mu$ s $V_{DD} = 18 \text{ V}$ $T_j = 150^{\circ}\text{C}$ (see test circuit, Figure 5)		27 22 1.6		ns nC A

<sup>(1)</sup> Garanted when external Rg=4.7  $\Omega$  and  $t_f < t_{fmax}$ . (2) Pulse width limited by safe operating area (3) Starting  $T_j = 25$  °C,  $I_D = 25$ A,  $V_{DD} = 18$ V






#### Thermal Impedance




477

<sup>(4)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %. (5)  $Q_{oss} = C_{oss}^* \Delta V_{in}$ ,  $C_{oss} = C_{gd} + C_{ds}$ . See Appendix A

#### **Output Characteristics**




#### Transconductance




Gate Charge vs Gate-source Voltage


4/11




#### **Transfer Characteristics**



Static Drain-source On Resistance




Capacitance Variations




#### STB50NH02L


#### Normalized Gate Threshold Voltage vs Temperature



#### Source-drain Diode Forward Characteristics



#### Normalized on Resistance vs Temperature



#### Normalized Breakdown Voltage vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit





Fig. 3: Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



## D2PAK MECHANICAL DATA


DIM.	mm.					
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	TYP.
Α	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
В	0.7		0.93	0.028		0.037
B2	1.14		1.7	0.045		0.067
С	0.45		0.6	0.018		0.024
C2	1.21		1.36	0.048		0.054
D	8.95		9.35	0.352		0.368
D1		8			0.315	
Е	10		10.4	0.394		0.409
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85			0.624
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.069
М	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		4°	0°		4°



### **D2PAK FOOTPRINT**


## 

## **TUBE SHIPMENT (no suffix)\***



Bending radius

## TAPE AND REEL SHIPMENT (suffix "T4")\*




<sup>\*</sup> on sales type

8/11

FEED DIRECTION\_

# **APPENDIX A Buck Converter: Power Losses Estimation**



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is converted to allow for a safer working junction temperature.

The low side (SW2) device requires:

- $\bullet \qquad \text{Very low } R_{DS(on)} \text{ to reduce conduction losses} \\$
- $\bullet \qquad Small \ Q_{gls} \ to \ reduce \ the \ gate \ charge \ losses$
- Small Coss to reduce losses due to output capacitance
- Small Q<sub>rr</sub> to reduce losses on SW<sub>1</sub> during its turn-on
- The  $C_{gd}/C_{gs}$  ratio lower than  $V_{th}/V_{gg}$  ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

- ullet Small  $R_g$  and  $L_s$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Q<sub>g</sub> to have a faster commutation and to reduce gate charge losses
- Low R<sub>DS(on)</sub> to reduce the conduction losses.

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconduction		$R_{DS(on)SW1} * I_L^2 * d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitching		$V_{\text{in}} * (Q_{\text{gsth(SW1)}} + Q_{\text{gd(SW1)}}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
$P_{\text{diode}}$	Recovery	Not Applicable	<sup>1</sup> V <sub>in</sub> *Q <sub>rr(SW2)</sub> * f
	Conduction	Not Applicable	$V_{\text{f(SW2)}} * I_{\text{L}} * t_{\text{deadtime}} * f$
Pgate(QG	)	$Q_{g(SW1)}*V_{gg}*f$	$Q_{gls(SW2)}*V_{gg}*f$
P <sub>Qoss</sub>		$\frac{V_{in} *Q_{oss(SWI)} *f}{2}$	$\frac{V_{in} *Q_{oss(SW2)} *f}{2}$

Parameter	Meaning
d	Duty-cycle
Q <sub>gsth</sub>	Post threshold gate charge
$Q_{ m gls}$	Third quadrant gate charge
Pconduction	On state losses
Pswitching	On-off transition losses
Pdiode	Conduction and reverse recovery diode losses
Pgate	Gate drive losses
P <sub>Qoss</sub>	Output capacitance losses

<sup>&</sup>lt;sup>1</sup> Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

® 2003 STMicroelectronics - All Rights Reserved

-

#### STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com