

# N-CHANNEL 24V - 0.003 Ω - 150A ClipPAK™/IPAK STripFET™ III POWER MOSFET

PRELIMINARY DATA

1/9

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	ID
STD150NH02L	24 V	< 0.0035 Ω	150 A

- TYPICAL  $R_{DS}(on) = 0.003 \Omega @ 10 V$
- TYPICAL R<sub>DS</sub>(on) = 0.005 Ω @ 5 V
- R<sub>DS(ON)</sub> \* Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

#### DESCRIPTION

The STD150NH02L utilizes the latest advanced design rules of ST's proprietary STripFET<sup>TM</sup> technology. This novel 0.6µ process utilizes also unique metallization techniques that couple to a "bondless" assembly technique result in outstanding performance with standard DPAK outline. It is therefore ideal in high performance DC-DC converter applications where efficiency it to be achieved at very high out currents.

#### **APPLICATIONS**

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES

#### **Ordering Information**


SALES TYPE	MARKING	PACKAGE	PACKAGING
STD150NH02LT4	D150NH02L	ClipPak	TAPE & REEL
STD150NH02L-1	D150NH02L	TO-251	TUBE

#### **ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
V <sub>spike(1)</sub>	Drain-source Voltage Rating	30	V
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	24	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS}$ = 20 k $\Omega$ )	24	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
ID	Drain Current (continuous) at T <sub>C</sub> = 25°C	150	A
ID	Drain Current (continuous) at T <sub>C</sub> = 100°C	95	A
I <sub>DM</sub> (2)	Drain Current (pulsed)	600	A
Ptot	Total Dissipation at $T_C = 25^{\circ}C$	125	W
	Derating Factor	0.83	W/°C
E <sub>AS</sub> <sup>(3)</sup>	Single Pulse Avalanche Energy	900	mJ
T <sub>stg</sub>	Storage Temperature	-55 to 175	°C
Τ <sub>i</sub>	Max. Operating Junction Temperature	-55 10 175	

September 2003

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.



#### INTERNAL SCHEMATIC DIAGRAM



## THERMAL DATA

Rthj-case Rthj-amb	Thermal Resistance Junction-case Thermal Resistance Junction-ambient Maximum Lead Temperature For Soldering Purpose	Max Max	1.2 100 275	°C/W °C/W
11	Maximum Lead Temperature For Soldering Purpose		275	°C

# **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 25 mA, V <sub>GS</sub> = 0	24			V
IDSS	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 20 V V <sub>DS</sub> = 20 V T <sub>C</sub> = 125°C			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20V$			±100	nA

#### ON (4)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	1	1.8		V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V V <sub>GS</sub> = 5 V	I <sub>D</sub> = 75 A I <sub>D</sub> = 75 A		0.003 0.005	0.0035 0.0065	Ω Ω

# DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> <sup>(4)</sup>	Forward Transconductance	V <sub>DS</sub> = 10 V I <sub>D</sub> = 40 A		52		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS}$ = 15V f = 1 MHz $V_{GS}$ = 0		4450 1126 141		pF pF pF
R <sub>G</sub>	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1.6		Ω



#### ELECTRICAL CHARACTERISTICS (continued)

# SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time			14 224		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 16V I <sub>D</sub> = 150A V <sub>GS</sub> = 10	V	69 13 9	93	nC nC nC
Q <sub>oss</sub> (5)	Output Charge	V <sub>DS</sub> = 16 V V <sub>GS</sub> = 0 V		27		nC
Q <sub>gls</sub> (6)	Third-quadrant Gate Charge	V <sub>DS</sub> < 0 V V <sub>GS</sub> = 10	V	64		nC

#### SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off Delay Time Fall Time			69 40	54	ns ns

# SOURCE DRAIN DIODE


Symbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub>	Source-drain Current Source-drain Current (pulsed)					150 600	A A
V <sub>SD</sub> (4)	Forward On Voltage	I <sub>SD</sub> = 75 A	$V_{GS} = 0$			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 150 \text{ A}$ $V_{DD} = 15 \text{ V}$ (see test circu	di/dt = 100A/µs T <sub>j</sub> = 150°C it, Figure 5)		47 58 2.5		ns nC A

 $\stackrel{(4)}{\to}$  Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.  $\stackrel{(5)}{\to}$  Q<sub>oss</sub> = C<sub>oss</sub>\* $\Delta$  Vin , C<sub>oss</sub> = C<sub>gd</sub> + C<sub>ds</sub> . See Appendix A  $\stackrel{(6)}{\to}$  Gate charge for synchronous operation


57

.


#### Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



#### Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



57

DIM.		mm			inch		
Dini.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А	2.2		2.4	0.086		0.094	
A1	0.9		1.1	0.035		0.043	
A3	0.7		1.3	0.027		0.051	
В	0.64		0.9	0.025		0.031	
B2	5.2		5.4	0.204		0.212	
B3			0.85			0.033	
B5		0.3			0.012		
B6			0.95			0.037	
С	0.45		0.6	0.017		0.023	
C2	0.48		0.6	0.019		0.023	
D	6		6.2	0.236		0.244	
Е	6.4		6.6	0.252		0.260	
G	4.4		4.6	0.173		0.181	
Н	15.9		16.3	0.626		0.641	
L	9		9.4	0.354		0.370	
L1	0.8		1.2	0.031		0.047	
L2		0.8	1		0.031	0.039	






5/9


DIM.		mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А	2.2		2.4	0.086		0.094		
A1	0.9		1.1	0.035		0.043		
A2	0.03		0.23	0.001		0.009		
В	0.64		0.9	0.025		0.035		
B2	5.2		5.4	0.204		0.212		
С	0.45		0.6	0.017		0.023		
C2	0.48		0.6	0.019		0.023		
D	6		6.2	0.236		0.244		
E	6.4		6.6	0.252		0.260		
G	4.4		4.6	0.173		0.181		
Н	9.35		10.1	0.368		0.397		
L2		0.8			0.031			
L4	0.6		1	0.023		0.039		





57

# APPENDIX A Buck Converter: Power Losses Estimation



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is **e**moved to allow for a safer working junction temperature.

The low side (SW2) device requires:

- Very low R<sub>DS(on)</sub> to reduce conduction losses
- Small Q<sub>gls</sub> to reduce the gate charge losses
- Small C<sub>oss</sub> to reduce losses due to output capacitance
- Small Q<sub>rr</sub> to reduce losses on SW<sub>1</sub> during its turn-on
- The  $C_{gd}/C_{gs}$  ratio lower than  $V_{th}/V_{gg}$  ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

- Small  $R_g$  and  $L_s$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Qg to have a faster commutation and to reduce gate charge losses
- Low R<sub>DS(on)</sub> to reduce the conduction losses.

**A**7/

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconduction		$R_{\rm DS(on)SW1}*I_L^2*d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitching		$V_{in} * (Q_{gsth(SW1)} + Q_{gd(SW1)}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
P <sub>diode</sub>	Recovery	Not Applicable	$^{1}V_{in} * Q_{rr(SW2)} * f$
	Conduction	Not Applicable	$V_{f(SW2)} * I_L * t_{deadtime} * f$
$P_{gate(Q_G)}$		$Q_{g(SW1)} * V_{gg} * f$	$\mathbf{Q}_{\mathbf{gls}(\mathrm{SW2})} * \mathbf{V}_{\mathbf{gg}} * \mathbf{f}$
P <sub>Qoss</sub>		$\frac{V_{in} * Q_{oss(SW1)} * f}{2}$	$\frac{V_{in} * Q_{oss(SW2)} * f}{2}$

Parameter	Meaning
d	Duty-cycle
Qgsth	Post threshold gate charge
Q <sub>gls</sub>	Third quadrant gate charge
Pconduction	On state losses
Pswitching	On-off transition losses
Pdiode	Conduction and reverse recovery diode losses
Pgate	Gate drive losses
PQoss	Output capacitance losses

<sup>&</sup>lt;sup>1</sup> Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners. (a) 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com