


# CD54/74AC651, CD54/74AC652

## CD54/74ACT651, CD54/74ACT652



Data sheet acquired from Harris Semiconductor  
SCHS294



## FUNCTIONAL DIAGRAM

92CS-42677

## Octal-Bus Transceiver/Registers, 3-State

CD54/74AC/ACT651 - Inverting  
CD54/74AC/ACT652 - Non-Inverting

## Type Features:

- Buffered inputs
- Typical propagation delay:  
5.3 ns @  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ ,  $C_L = 50 \mu\text{F}$

The RCA CD54/74AC651 and CD54/74AC652 and the CD54/74ACT651 and CD54/74ACT652 3-state, octal-bus transceiver/registers use the RCA ADVANCED CMOS technology. The CD54/74AC651 and CD54/74ACT651 have inverting outputs. The CD54/74AC652 and CD54/74ACT652 have non-inverting outputs. These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output Enables  $\overline{OE}_{AB}$  and  $\overline{OE}_{BA}$  are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data, and a HIGH selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal-bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling  $\overline{OE}_{AB}$  and  $\overline{OE}_{BA}$ . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.


The CD74AC/ACT651 and CD74AC/ACT652 are supplied in 24-lead dual-in-line narrow-body plastic packages (EN suffix) and in 24-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to  $70^\circ\text{C}$ ); Industrial (-40 to  $+85^\circ\text{C}$ ); and Extended Industrial/Military (-55 to  $+125^\circ\text{C}$ ).

The CD54AC/ACT651 and CD54AC/ACT652, available in chip form (H suffix), are operable over the -55 to  $+125^\circ\text{C}$  temperature range.

## Family Features:

- Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST™/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- $\pm 24\text{-mA}$  output drive current
  - Fanout to 15 FAST™ ICs
  - Drives 50-ohm transmission lines

\*FAST is a Registered Trademark of Fairchild Semiconductor Corp.



92CS-42678

## TERMINAL ASSIGNMENT

# CD54/74AC651, CD54/74AC652 CD54/74ACT651, CD54/74ACT652

## FUNCTION TABLE

INPUTS				DATA I/O		OPERATION OR FUNCTION			
OE <sub>AB</sub>	OE <sub>BA</sub>	CAB	CBA	SAB	SBA	A0 THRU A7	B0 THRU B7	651	652
L	H	H or L	H or L	X	X			Isolation*	Isolation*
L	H	/	/	X	X	Input	Input	Store A and B Data	Store A and B Data
X	H	/	H or L	X	X	Input	Unspecified†	Store A, Hold B	Store A, Hold B
H	H	/	/	X‡	X	Input	Output	Store A in both registers	Store A in both registers
L	X	H or L	/	X	X	Unspecified†	Input	Hold A, Store B	Hold, A Store B
L	L	/	/	X	X‡	Output	Input	Store B in both registers	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-Time $\bar{B}$ Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	X	H			Stored $\bar{B}$ Data to A Bus	Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time $\bar{A}$ Data to B Bus	Real-Time A Data to B Bus
H	H	H or L	X	H	X			Stored $\bar{A}$ Data to B Bus	Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\bar{A}$ Data to B Bus and Stored $\bar{B}$ Data to A bus	Stored A Data to B Bus Stored B Data to A Bus

\* To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with  $10k\Omega$  to  $1M\Omega$  resistors.

† The data output functions may be enabled or disabled by various signals at the OE<sub>AB</sub> or OE<sub>BA</sub> inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

‡ Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V <sub>cc</sub> ) .....	-0.5 to 6 V
DC INPUT DIODE CURRENT, I <sub>in</sub> (for V <sub>i</sub> < -0.5 V or V <sub>i</sub> > V <sub>cc</sub> + 0.5 V) .....	±20 mA
DC OUTPUT DIODE CURRENT, I <sub>ok</sub> (for V <sub>o</sub> < -0.5 V or V <sub>o</sub> > V <sub>cc</sub> + 0.5 V) .....	±50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I <sub>o</sub> (for V <sub>o</sub> > -0.5 V or V <sub>o</sub> < V <sub>cc</sub> + 0.5 V) .....	±50 mA
DC V <sub>cc</sub> or GROUND CURRENT (I <sub>cc</sub> or I <sub>GND</sub> ) .....	±100 mA*
POWER DISSIPATION PER PACKAGE (P <sub>o</sub> ):	
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE E) .....	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE E) .....	Derate Linearly at 8 mW/°C to 300 mW
For T <sub>A</sub> = -55 to +70°C (PACKAGE TYPE M) .....	400 mW
For T <sub>A</sub> = +70 to +125°C (PACKAGE TYPE M) .....	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ) .....	-55 to +125°C
STORAGE TEMPERATURE (T <sub>stg</sub> ) .....	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s maximum .....	+265°C
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only .....	+300°C

\*For up to 4 outputs per device; add ± 25 mA for each additional output.

9

## RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, V <sub>cc</sub> *: (For T <sub>A</sub> = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	V V
DC Input or Output Voltage, V <sub>i</sub> , V <sub>o</sub>	0	V <sub>cc</sub>	V
Operating Temperature, T <sub>A</sub>	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0 0 0	50 20 10	ns/V ns/V ns/V

\*Unless otherwise specified, all voltages are referenced to ground.

**Technical Data**

**CD54/74AC651, CD54/74AC652  
CD54/74ACT651, CD54/74ACT652**

**STATIC ELECTRICAL CHARACTERISTICS: AC Series**

CHARACTERISTICS	TEST CONDITIONS	V <sub>CC</sub> (V)	AMBIENT TEMPERATURE (T <sub>A</sub> ) - °C						UNITS		
			+25		-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V <sub>IH</sub>		1.5	1.2	—	1.2	—	1.2	—	V	
			3	2.1	—	2.1	—	2.1	—		
			5.5	3.85	—	3.85	—	3.85	—		
Low-Level Input Voltage	V <sub>IL</sub>		1.5	—	0.3	—	0.3	—	0.3	V	
			3	—	0.9	—	0.9	—	0.9		
			5.5	—	1.65	—	1.65	—	1.65		
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub> #, *	-0.05	1.5	1.4	—	1.4	—	1.4	V	
			-0.05	3	2.9	—	2.9	—	2.9		
			-0.05	4.5	4.4	—	4.4	—	4.4		
			-4	3	2.58	—	2.48	—	2.4		
			-24	4.5	3.94	—	3.8	—	3.7		
			-75	5.5	—	—	3.85	—	—		
			-50	5.5	—	—	—	—	3.85		
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub> #, *	0.05	1.5	—	0.1	—	0.1	—	V	
			0.05	3	—	0.1	—	0.1	—		
			0.05	4.5	—	0.1	—	0.1	—		
			12	3	—	0.36	—	0.44	—		
			24	4.5	—	0.36	—	0.44	—		
			75	5.5	—	—	—	1.65	—		
			50	5.5	—	—	—	—	1.65		
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> or GND		5.5	—	±0.1	—	±1	—	±1	μA
3-State Leakage Current	I <sub>OZ</sub>	V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> =V <sub>CC</sub> or GND		5.5	—	±0.5	—	±5	—	±10	μA
Quiescent Supply Current, MSI	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	—	8	—	80	—	160	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

# CD54/74AC651, CD54/74AC652 CD54/74ACT651, CD54/74ACT652

## STATIC ELECTRICAL CHARACTERISTICS: ACT Series

CHARACTERISTICS	TEST CONDITIONS	$V_{CC}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C						UNITS	
			+25		-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
High-Level Input Voltage	$V_{IH}$		4.5 to 5.5	2	—	2	—	2	—	V
Low-Level Input Voltage	$V_{IL}$		4.5 to 5.5	—	0.8	—	0.8	—	0.8	V
High-Level Output Voltage	$V_{OH}$	$V_{IH}$ or $V_{IL}$ #, *	-0.05	4.5	4.4	—	4.4	—	4.4	V
			-24	4.5	3.94	—	3.8	—	3.7	
			-75	5.5	—	—	3.85	—	—	
			-50	5.5	—	—	—	—	3.85	
Low-Level Output Voltage	$V_{OL}$	$V_{IH}$ or $V_{IL}$ #, *	0.05	4.5	—	0.1	—	0.1	—	V
			24	4.5	—	0.36	—	0.44	—	
			75	5.5	—	—	—	1.65	—	
			50	5.5	—	—	—	—	1.65	
Input Leakage Current	$I_I$	$V_{CC}$ or GND		5.5	—	±0.1	—	±1	—	μA
3-State Leakage Current	$I_{OZ}$	$V_{IH}$ or $V_{IL}$ $V_O = V_{CC}$ or GND		5.5	—	±0.5	—	±5	—	±10 μA
Quiescent Supply Current, MSI	$I_{CC}$	$V_{CC}$ or GND	0	5.5	—	8	—	80	—	160 μA
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	$\Delta I_{CC}$	$V_{CC}-2.1$		4.5 to 5.5	—	2.4	—	2.8	—	3 mA

#Test one output at a time for a .1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
CAB, CBA	1.25
SAB, SBA	1.2
$OE_{AB}$	0.67
$OE_{BA}$	1.17
An, Bn	0.4

\*Unit load is  $\Delta I_{CC}$  limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

# Technical Data

## CD54/74AC651, CD54/74AC652 CD54/74ACT651, CD54/74ACT652

### PREREQUISITE FOR SWITCHING: AC Series

CHARACTERISTICS	SYMBOL	V <sub>CC</sub> (V)	AMBIENT TEMPERATURE (T <sub>A</sub> ) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Max. Frequency	f <sub>max</sub>	1.5 3.3* 5†	11 101 143	— — —	10 89 125	— — —	MHz	
Setup Time Data to Clock	t <sub>su</sub>	1.5 3.3 5	27 3.1 2.2	— — —	31 3.5 2.5	— — —	ns	
Hold Time Data to Clock	t <sub>H</sub>	1.5 3.3 5	2 2 2	— — —	2 2 2	— — —	ns	
Clock Pulse Data to Clock	t <sub>w</sub>	1.5 3.3 5	44 4.9 3.5	— — —	50 5.6 4	— — —	ns	

\*3.3 V; min. is @ 3 V

†5 V; min. is @ 4.5 V

### SWITCHING CHARACTERISTICS: AC Series; t<sub>l</sub>, t<sub>h</sub> = 3 ns, C<sub>L</sub> = 50 pF

CHARACTERISTICS	SYMBOL	V <sub>CC</sub> (V)	AMBIENT TEMPERATURE (T <sub>A</sub> ) - °C				UNITS		
			-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.			
Propagation Delays: Store A Data to B Bus 652	t <sub>PLH</sub> t <sub>PHL</sub>	1.5 3.3* 5†	— 4.8 3.5	154 17.1 12.3	— 4.7 3.4	169 18.9 13.5	ns		
Store A Data to B Bus Store B Data to A Bus 651	t <sub>PLH</sub> t <sub>PHL</sub>	1.5 3.3 5	— 4.8 3.5	154 17.1 12.3	— 4.7 3.4	169 18.9 13.5	ns		
A Data to B Bus B Data to A Bus 652	t <sub>PLH</sub> t <sub>PHL</sub>	1.5 3.3 5	— 4 2.8	125 14 10	— 3.9 2.8	138 15.4 11	ns		
A Data to B Bus B Data to A Bus 651	t <sub>PLH</sub> t <sub>PHL</sub>	1.5 3.3 5	— 4 2.8	125 14 10	— 3.9 2.8	138 15.4 11	ns		
Select to Data 652	t <sub>PLH</sub> t <sub>PHL</sub>	1.5 3.3 5	— 4.3 3.1	136 15.3 10.9	— 4.2 3	150 16.8 12	ns		
Select to Data 651	t <sub>PLH</sub> t <sub>PHL</sub>	1.5 3.3 5	— 4.3 3.1	136 15.3 10.9	— 4.2 3	150 16.8 12	ns		
3-State Enabling/ Disabling Time Bus to Output or Register to Output	t <sub>PZL</sub> t <sub>PZH</sub> t <sub>PLZ</sub> t <sub>PHZ</sub>	1.5 3.3 5	— 5.2 3.5	154 18.4 12.3	— 5.1 3.4	169 20.2 13.5	ns		
Power Dissipation Capacitance	C <sub>PD\$</sub>	—	150 Typ.		150 Typ.		pF		
Min. (Valley) During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>OH</sub> V <sub>OHV</sub> See Fig. 1	5	4 Typ. @ 25°C				V		
Max. (Peak) During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>OL</sub> V <sub>OLP</sub> See Fig. 1	5	1 Typ. @ 25°C				V		
Input Capacitance	C <sub>I</sub>	—	—	10	—	10	pF		
3-State Output Capacitance	C <sub>O</sub>	—	—	15	—	15	pF		

\*3.3 V; min. is @ 3.6 V  
max. is @ 3 V

†5 V; min. is @ 5.5 V  
max. is @ 4.5 V

§C<sub>PD</sub> is used to determine the dynamic power consumption, per package.

$$P_D = V_{CC}^2 C_{PD} f_i + \sum (V_{CC}^2 C_L f_o)$$

where f<sub>i</sub> = input frequency

f<sub>o</sub> = output frequency

C<sub>L</sub> = output load capacitance

V<sub>CC</sub> = supply voltage

# CD54/74AC651, CD54/74AC652 CD54/74ACT651, CD54/74ACT652

PREREQUISITE FOR SWITCHING: ACT Series

CHARACTERISTICS	SYMBOL	$V_{CC}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Max. Frequency	$f_{max}$	5*	125	—	110	—	MHz	
Setup Time Data to Clock	$t_{SU}$	5	2.2	—	2.5	—	ns	
Hold Time Data to Clock	$t_H$	5	2	—	2	—	ns	
Clock Pulse Width	$t_W$	5	3.9	—	4.5	—	ns	

\*5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series;  $t_r, t_f = 3$  ns,  $C_L = 50$  pF


CHARACTERISTICS	SYMBOL	$V_{CC}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C				UNITS		
			-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.			
Propagation Delays: Store A Data to B Bus Store B Data to A Bus 652	$t_{PLH}$ $t_{PHL}$	5*	4	14.1	3.9	15.5	ns		
Store $\bar{A}$ Data to B Bus Store $\bar{B}$ Data to A Bus 651	$t_{PLH}$ $t_{PHL}$	5	4	14.1	3.9	15.5	ns		
A Data to B Bus B Data to A Bus 652	$t_{PLH}$ $t_{PHL}$	5	3.2	11.4	3.1	12.5	ns		
$\bar{A}$ Data to B Bus B Data to A Bus 651	$t_{PLH}$ $t_{PHL}$	5	3.2	11.4	3.1	12.5	ns		
Select to Data 652	$t_{PLH}$ $t_{PHL}$	5	3.7	13.2	3.6	14.5	ns		
Select to Data 651	$t_{PLH}$ $t_{PHL}$	5	4	14.1	3.9	15.5	ns		
3-State Enabling/ Disabling Time Bus to Output or Register to Output	$t_{PZL}$ $t_{PZH}$ $t_{PLZ}$ $t_{PHZ}$	5	4	14.1	3.9	15.5	ns		
Power Dissipation Capacitance	$C_{PD\$}$	—	150 Typ.		150 Typ.		pF		
Min. (Valley) During Switching of Other Outputs (Output Under Test Not Switching)	$V_{OH}$	$V_{OHV}$ See Fig. 1	5	4 Typ. @ 25°C			V		
Max. (Peak) During Switching of Other Outputs (Output Under Test Not Switching)	$V_{OL}$	$V_{OLP}$ See Fig. 1	5	1 Typ. @ 25°C			V		
Input Capacitance	$C_I$	—	—	10	—	10	pF		
3-State Output Capacitance	$C_O$	—	—	15	—	15	pF		

\*5 V: min. is @ 5.5 V  
max. is @ 4.5 V

$\$C_{PD}$  is used to determine the dynamic power consumption, per package.  
 $P_D = V_{CC}^2 C_{PD} f_i + \sum V_{CC}^2 C_L f_o + V_{CC} \Delta I_{CC}$  where  $f_i$  = input frequency


 $f_o$  = output frequency $C_L$  = output load capacitance $V_{CC}$  = supply voltage.

# CD54/74AC651, CD54/74AC652 CD54/74ACT651, CD54/74ACT652



- NOTES:**
1.  $V_{OHY}$  AND  $V_{OLP}$  ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
  2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:  $PRR \leq 1 \text{ MHz}$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ ,  $\text{SKW} \leq 1 \text{ ns}$ .
  3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED.
  4. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH  $0.1 \mu\text{F}$  CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

92CS-42406



\*FOR AC SERIES ONLY: WHEN  $V_{CC} = 1.5 \text{ V}$ ,  $R_L = 1 \text{ k}\Omega$

Fig. 1 - Simultaneous switching transient waveforms.

Fig. 2 - Three-state propagation delay waveforms and test circuit.




Fig. 3 - Propagation delay times.




Fig. 4 - Data setup and hold times.




Fig. 5 - Test circuit.

	CD54/74AC	CD54/74ACT
Input Level	$V_{CC}$	3 V
Input Switching Voltage, $V_S$	$0.5 V_{CC}$	$1.5 \text{ V}$
Output Switching Voltage, $V_S$	$0.5 V_{CC}$	$0.5 V_{CC}$

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated