

www.ti.com

3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH POWER DOWN MODE


FEATURES

- **Designed to Meet and Exceed PC133 SDRAM Registered DIMM Specification**
- **Spread Spectrum Clock Compatible**
- Operating Frequency 20 MHz to 175 MHz
- Static Phase Error Distribution at 66 MHz to 166 MHz is ±125 ps
- Jitter (cyc-cyc) at 66 MHz to 166 MHz is |70| ps
- **Advanced Deep Submicron Process Results** in More Than 40% Lower Power Consumption vs Current Generation **PC133 Devices**
- Auto Frequency Detection to Disable **Device (Power-Down Mode)**
- **Available in Plastic 24-Pin TSSOP**
- Distributes One Clock Input to One Bank of 10 Outputs
- External Feedback (FBIN) Terminal is **Used to Synchronize the Outputs to the Clock** Input
- 25- Ω On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3 V

DESCRIPTION

APPLICATIONS

- **DRAM Applications**
- **PLL Based Clock Distributors**
- Non-PLL Clock Buffer



The CDCVF2510A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. The CDCVF2510A uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCVF2510A operates at a 3.3-V V_{CC} and also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of 10 outputs provides 10 low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Outputs are enabled or disabled via the control (G) input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state. The device automically goes into power-down mode when no input signal (< 1 MHz) is applied to CLK; the outputs go into a low state.

Unlike many products containing PLLs, the CDCVF2510A does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDCVF2510A requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, a fixed-phase signal at CLK, or following any changes to the PLL reference or feedback signals. The PLL can be bypassed by strapping AV_{CC} to ground to use as a simple clock buffer.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



The CDCVF2510A is characterized for operation from 0°C to 85°C.


For application information see the application reports *High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516* (literature number SLMA003) and *Using CDC2509A/2510A PLL With Spread Spectrum Clocking (SSC)* (literature number SCAA039).

FUNCTION TABLE

INPUTS			OUTPUTS		PLL
AVDD	G	CLK	1Y(0:9)	FBOUT	
GND	Н	L	L	L	Bypassed / Off
GND	Н	Н	Н	Н	Bypassed / Off
GND	L	L	L	L	Bypassed / Off
GND	L	Н	L	Н	Bypassed / Off
GND	L	Toggling	L	Toggling in phase to CLK	Bypassed / Off
3.3 V (nom)	L	Н	L	L	On
3.3 V (nom)	L	Toggling	L	Toggling in phase to CLK	On
3.3 V (nom)	Н	L	L	L	On
3.3 V (nom)	Н	Н	Н	Н	On
3.3 V (nom)	Н	Toggling	Toggling in phase to CLK	Toggling in phase to CLK	On
3.3 V (nom)	Х	< 1 MHz	L	L	Off



FUNCTIONAL BLOCK DIAGRAM



AVAILABLE OPTIONS

T	PACKAGE
'A	SMALL OUTLINE (PW)
0°C to 85°C	CDCVF2510APWR
0.0 10 82.0	CDCVF2510APW



Terminal Functions

TERMINAL		TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDCVF2510A clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.		
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.		
G	11	ı	Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same frequency as CLK.		
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.		
1Y (0:9)	3, 4, 5, 8, 9, 15, 16, 17, 20, 21	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:9) is enabled via the G input. These outputs can be disabled to a logic-low state by deasserting the G control input. Each output has an integrated $25-\Omega$ series-damping resistor.		
AV _{CC}	23	Power	Analog power supply. AV_{CC} provides the power reference for the analog circuitry. In addition, AV_{CC} can be used to bypass the PLL. When AV_{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.		
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.		
V _{CC}	2, 10, 14, 22	Power	Power supply		
GND	6, 7, 18, 19	Ground	Ground		

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

AV_{CC}	Supply voltage range (1)	$AV_{CC} < V_{CC} + 0.7 V$
V _{CC}	Supply voltage range	-0.5 V to 4.3 V
V_{I}	Input voltage range (2)	-0.5 V to 4.6 V
Vo	Voltage range applied to any output in the high or low state (2)(3)	-0.5 V to V _{CC} + 0.5 V
I _{IK}	Input clamp current, (V _I < 0)	–50 mA
I _{OK}	Output clamp current, $(V_O < 0 \text{ or } V_O > V_{CC})$	±50 mA
Io	Continuous output current, (V _O = 0 to V _{CC})	±50 mA
	Continuous current through each V _{CC} or GND	±100 mA
$Z_{\Theta JA}$	Junction-to-ambient package thermal impedance (4)	114.5°C/W
$Z_{\Theta JC}$	Junction-to-case thermal impedance (4)	25.7°C/W
TJ	Maximum allowable junction temperature	125°C
T _{stg}	Storage temperature range	-65°C to 150°C

- (1) AV_{CC} must not exceed V_{CC} + 0.7 V.
 (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 (3) This value is limited to 4.6 V maximum.
- The package thermal impedance and junction-to-case thermal impedance are calculated in accordance with JESD51 (no air flow condition) and JEDEC252P (high-k board).



RECOMMENDED OPERATING CONDITIONS(1)

		MIN	MAX	UNIT
V _{CC} , AV _{CC}	Supply voltage	3	3.6	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
V_{I}	Input voltage	0	V_{CC}	V
I _{OH}	High-level output current		-12	mA
I _{OL}	Low-level output current,		12	mA
f _{clk}	Clock frequency ⁽²⁾	20	175	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time		1	ms

(1) Unused inputs must be held high or low to prevent them from floating.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC} , AV _{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage	I _I = -18 mA	3 V			-1.2	V
		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			
V_{OH}	High-level output voltage	I _{OH} = -12 mA	3 V	2.1			V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4			
		$I_{OL} = 100 \mu A$	MIN to MAX			0.2	
V_{OL}	Low-level output voltage	I _{OL} = 12 mA	3 V			0.8	V
		I _{OL} = 6 mA	3 V			0.55	
		V _O = 1 V	3 V	-28			
I_{OH}	High-level output current	V _O = 1.65 V	3.3 V		-36		mA
		V _O = 3.135 V	3.6 V			-8	
		V _O = 1.95 V	3 V	30			
I_{OL}	Low-level output current	V _O = 1.65 V	3.3 V		40		mA
		V _O = 0.4 V	3.6 V			10	
I _I	Input current	V _I = V _{CC} or GND	3.6 V			±5	μΑ
I _{CC} ⁽²⁾	Supply current (static, output not switching)	$V_I = V_{CC}$ or GND, $I_O = 0$, Outputs: low or high	3.6 V, 0 V			40	μΑ
Δl _{CC}	Change in supply current	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3.3 V to 3.6 V			500	μΑ
C _i	Input capacitance	$V_I = V_{CC}$ or GND	3.3 V		2.5		pF
Co	Output capacitance	$V_O = V_{CC}$ or GND	3.3 V		2.8		pF

⁽¹⁾ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

⁽²⁾ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

⁽²⁾ For dynamic I_{CC} vs Frequency, see Figure 9 and Figure 10.




SWITCHING CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 25 \text{ pF}$ (see Note $^{(1)}$ and Figure 1 and Figure 2)(2)

PARAMETER		FROM	TO (OUTBUT)	V _{CC} , AV _{CC} = 3.3 V ± 0.3 V			UNIT
		(INPUT)	(OUTPUT)	MIN	TYP	MAX	
	Phase error time-static (normalized)	CLK↑ = 25 MHz to 65 MHz		-150		150	
t _(φ)	(see Figure 4 through Figure 7)	CLK↑ = 66 MHz to 175 MHz	FBIN↑	-125		125	ps
t _{sk(o)}	Output skew time (3)	Any Y	Any Y			100	ps
	Phase error time-jitter (4)	CLK = 66 MHz to 175 MHz	Any Y or FBOUT	-50		50	ps
		CLK = 25 MHz to 40 MHz				500	
	Jitter _(cycle-cycle) (see Figure 8)	CLK = 41 MHz to 59 MHz	Any Y or FBOUT			200	ps
		CLK = 60 MHz to 175 MHz			65	125	
		CLK↑ = 25 MHz to 65 MHz				1.5	ns
$t_{d(\phi)}$	Dynamic phase offset ⁽⁵⁾	CLK↑ = 66 MHz to 175 MHz	FBIN↑			0.4	
	Duty cycle	f _(CLK) > 60 MHz	Any Y or FBOUT	45%		55%	
t _r	Rise time	V _O = 0.4 V to 2 V	Any Y or FBOUT	0.3		1.1	ns/V
t _f	Fall time	V _O = 2 V to 0.4 V	Any Y or FBOUT	0.3		1.1	ns/V
t _{PLH}	Low-to-high propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns
t _{PHL}	High-to-low propagation delay time, bypass mode	CLK	Any Y or FBOUT	1.8		3.9	ns

- The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
- These parameters are not production tested.
- (3)
- The $t_{sk(o)}$ specification is only valid for equal loading of all outputs. Calculated per PC DRAM SPEC ($t_{phase\ error}$, static jitter($c_{ycle-to-cycle}$). The parameter is assured by design but cannot be 100% production tested.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 133 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 1.2 ns, $t_f \leq$ 1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 2. Skew Calculations




PARAMETER MEASUREMENT INFORMATION (continued)



$$t_{(\Phi)} = \begin{array}{c} \sum_{1}^{n = N} t_{(\Phi)n} \\ \hline N \end{array} \hspace{0.5cm} \text{(N is a large number of samples)}$$

a) Static Phase Offset




b) Dynamic Phase Offset


Figure 3. Static and Dynmaic Phase Offset



TYPICAL CHARACTERISTICS



STATIC PHASE ERROR VS SUPPLY VOLTAGE AT FBOUT



- A. Trace length FBOUT to FBIN = 5 mm, $Z_O = 50\Omega$
- B. $C_{(LY)}$ = Lumped capacitive load Y_{1-n}
- C. $C_{(LFx)}$ = Lumped feedback capacitance at FBOUT = FBIN




Figure 5.

C_(LF) - Load Capacitance - pF

18

23

28

33

38

3

8

13

STATIC PHASE ERROR VS CLOCK FREQUENCY




Figure 7.



TYPICAL CHARACTERISTICS (continued)






Figure 8.



SUPPLY CURRENT vs CLOCK FREQUENCY



- Figure 10.
- A. Trace length FBOUT to FBIN = 5 mm, $Z_0 = 50\Omega$
- B. $C_{(LY)}$ = Lumped capacitive load Y_{1-n}
- C. $C_{(LFx)}$ = Lumped feedback capacitance at FBOUT = FBIN
- D. C_(LFx) = Lumped feedback capacitance at FBOUT = FBIN



Revision History

Table 1. Revision History

Date	Rev	Page	Section	Description
04/11/05	В	6	Switching Characteristics	Added static phase error - 25 MHz to 65 MHz
				Added jitter - 25 MHz to 65 MHz
				Added Dynamic Phase Offset specification
		7	Figure 2	Revised into two figures
		-	Figure 3	Added Figure 3 for a diagram of dynamic phase offset

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated