9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 - MARCH 2001

- Member of Texas Instruments' Widebus™ Family
- Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications
- 10-kΩ Pullup Resistor on Data and LE Inputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

This 9-bit to 18-bit D-type latch is designed for 3.15-V to 3.45-V V_{CC} operation. The D inputs accept HSTL levels and the Q outputs provide LVTTL levels.

The SN74HSTL16919 is particularly suitable for driving an address bus to two banks of memory. Each bank of nine outputs is controlled with its own latch-enable (\overline{LE}) input.

Each of the nine D inputs is tied to the inputs of two D-type latches that provide true data (Q) at the outputs. While \overline{LE} is low, the Q outputs of the corresponding nine latches follow the D inputs. When LE is taken high, the Q outputs are latched at the levels set up at the D inputs.

2Q1	1	U	48] ∨ _{CC}
1Q1	2		47	V _{CC}
GND			46] 1Q2
D1			45	2Q2
D2	_		44	GND
V _{CC}			43	1Q3
D3			42	2Q3
D4			41	V _{cc}
GND	9		40] 1Q4
1LE			39	2Q4
GND	11		38	GND
V _{REF}	12		37] 1Q5
GND	13		36	2Q5
2LE	14		35	GND
GND	15		34	1Q6
D5	16		33	2Q6
D6	17		32	V _{CC}
D7	18		31] 1Q7
V _{CC}	19		30	2Q7
D8	20		29	GND
D9	21		28	1Q8
GND	22		27	2Q8
2Q9	23		26	Vcc
1Q9	24		25] v _{cc}

DGG PACKAGE

(TOP VIEW)

To ensure low I_{CC} during power up or power down, $10 \cdot k\Omega$ pullup resistors are included on the D and $\overline{\text{LE}}$ inputs to ensure a differential voltage relative to V_{REF}. V_{REF} must be applied prior to or at the same time as V_{CC}, or V_{REF} must be pulled down to ground.

ТА	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
0°C to 70°C	TSSOP – DGG	Tape and reel	SN74HSTL16919DGGR	HSTL16919	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2001, Texas Instruments Incorporated

SN74HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS SCES348 - MARCH 2001

FUNCTION TABLE						
INP	JTS	OUTPUT				
LE	D	Q				
L	Н	Н				
L	L	L				
н	Х	Q ₀ †				

[†]Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots \dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2)	
Storage temperature range, T _{stg}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS

SCES348 - MARCH 2001

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3.15		3.45	V
VREF	Reference voltage		0.68	0.75	0.9	V
VI	Input voltage		0		1.5	V
VIH	AC high-level input voltage	All inputs	V _{REF} +200 mV			V
VIL	AC low-level input voltage	All inputs			V _{REF} -200 mV	V
VIH	DC high-level input voltage	All inputs	V _{REF} +100 mV			V
VIL	DC low-level input voltage	All inputs			V _{REF} -100 mV	V
ЮН	High-level output current				-24	mA
IOL	Low-level output current				24	mA
Т _А	Operating free-air temperature		0		70	°C

NOTE 3: All unused inputs of the device must maintain a minimum differential voltage of 100 mV between data inputs and V_{REF} to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	TEST CONDITIONS				UNIT
٧ıĸ		V _{CC} = 3.15 V,	lj = -18 mA			-1.2	V
∨он		V _{CC} = 3.15 V,	I _{OH} = -24 mA	2.4			V
VOL		V _{CC} = 3.15 V,	I _{OL} = 24 mA			0.5	V
	Control inputs		V _I = 0 or 1.5 V			-500	
Ц	Data inputs	V _{CC} = 3.45 V	V _I = 0 or 1.5 V			-500	μA
	VREF		V _{REF} = 0.68 V or 0.9 V			90	
ICC		V _{CC} = 3.45 V,	V _I = 0 or 1.5 V		50	100	mA
<u></u>	Control inputs	V _{CC} = 0 or 3.3 V,	V _I = 0 or 3.3 V		2.5		۳ ۲
Ci	Data inputs	V _{CC} = 0 or 3.3 V,	V _I = 0 or 3.3 V		2.5		pF
Co	Outputs	V _{CC} = 0,	$V_{O} = 0$		2.5		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} = ± 0.1	3.3 V 5 V	UNIT
			MIN	MAX	
t _W	Pulse duration, LE low		3		ns
t _{su}	Setup time, D before LE↑		2		ns
th	Hold time	D after LE↑	1		ns
tldr‡	Data race condition time	D after $LE\downarrow$		0	ns

⁺ This is the maximum time after LE switches low that the data input can return to the latched state from the opposite state without producing a glitch on the output.



SN74HSTL16919 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS

SCES348 – MARCH 2001

switching characteristics over recommend	ad operating free-air	tomporaturo rango	$V_{} = 0.75 V$
switching characteristics over recommend	eu operating nee-an	temperature range,	$\mathbf{v}_{REF} = 0.75 \mathbf{v}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	UNIT	
		(6611 61)	MIN	MAX	
• .	D	0	1.9	3.5	
^t pd	LE	Q	1.9	4.3	ns

simultaneous switching characteristics over recommended operating free-air temperature range, V_{REF} = 0.75 V[†]

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	UNIT	
		(6611 61)	MIN	MAX	
÷ .	D	0	1.9	4.5	20
bd1	LE	Q	1.9	5.3	ns


† All outputs switching.



9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS

SCES348 - MARCH 2001

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 1 ns, t_f \leq 1 ns.
 - C. The outputs are measured one at a time with one transition per measurement.
 - D. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74HSTL16919DGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated