

# SN74HSTL16919

## 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS

SCES348 – MARCH 2001

- Member of Texas Instruments' Widebus™ Family
- Inputs Meet JEDEC HSTL Std JESD 8-6, and Outputs Meet Level III Specifications
- 10-kΩ Pullup Resistor on Data and  $\overline{LE}$  Inputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


### description

This 9-bit to 18-bit D-type latch is designed for 3.15-V to 3.45-V  $V_{CC}$  operation. The D inputs accept HSTL levels and the Q outputs provide LVTTL levels.

The SN74HSTL16919 is particularly suitable for driving an address bus to two banks of memory. Each bank of nine outputs is controlled with its own latch-enable ( $\overline{LE}$ ) input.

Each of the nine D inputs is tied to the inputs of two D-type latches that provide true data (Q) at the outputs. While  $\overline{LE}$  is low, the Q outputs of the corresponding nine latches follow the D inputs. When  $\overline{LE}$  is taken high, the Q outputs are latched at the levels set up at the D inputs.

To ensure low  $I_{CC}$  during power up or power down, 10-kΩ pullup resistors are included on the D and  $\overline{LE}$  inputs to ensure a differential voltage relative to  $V_{REF}$ .  $V_{REF}$  must be applied prior to or at the same time as  $V_{CC}$ , or  $V_{REF}$  must be pulled down to ground.



### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – DGG   Tape and reel	SN74HSTL16919DGGR	HSTL16919

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

**SN74HSTL16919**  
**9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH**  
**WITH INPUT PULLUP RESISTORS**


SCES348 – MARCH 2001

**FUNCTION TABLE**

INPUTS		OUTPUT
LE	D	Q
L	H	H
L	L	L
H	X	Q <sub>0</sub> <sup>†</sup>

<sup>†</sup> Output level before the indicated steady-state input conditions were established

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>**

Supply voltage range, $V_{CC}$	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each $V_{CC}$ or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	89°C/W
Storage temperature range, $T_{stg}$	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51-7.



# SN74HSTL16919

## 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS

SCES348 – MARCH 2001

### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3.15		3.45	V
V <sub>REF</sub>	Reference voltage	0.68	0.75	0.9	V
V <sub>I</sub>	Input voltage	0		1.5	V
V <sub>IH</sub>	AC high-level input voltage	All inputs		V <sub>REF</sub> +200 mV	V
V <sub>IL</sub>	AC low-level input voltage	All inputs		V <sub>REF</sub> -200 mV	V
V <sub>IH</sub>	DC high-level input voltage	All inputs		V <sub>REF</sub> +100 mV	V
V <sub>IL</sub>	DC low-level input voltage	All inputs		V <sub>REF</sub> -100 mV	V
I <sub>OH</sub>	High-level output current			-24	mA
I <sub>OL</sub>	Low-level output current			24	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 3: All unused inputs of the device must maintain a minimum differential voltage of 100 mV between data inputs and V<sub>REF</sub> to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 3.15 V,	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>		V <sub>CC</sub> = 3.15 V,	I <sub>OH</sub> = -24 mA	2.4			V
V <sub>OL</sub>		V <sub>CC</sub> = 3.15 V,	I <sub>OL</sub> = 24 mA			0.5	V
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 3.45 V	V <sub>I</sub> = 0 or 1.5 V			-500	μA
	Data inputs		V <sub>I</sub> = 0 or 1.5 V			-500	
	V <sub>REF</sub>		V <sub>REF</sub> = 0.68 V or 0.9 V			90	
I <sub>CC</sub>		V <sub>CC</sub> = 3.45 V,	V <sub>I</sub> = 0 or 1.5 V		50	100	mA
C <sub>i</sub>	Control inputs	V <sub>CC</sub> = 0 or 3.3 V,	V <sub>I</sub> = 0 or 3.3 V		2.5		pF
	Data inputs	V <sub>CC</sub> = 0 or 3.3 V,	V <sub>I</sub> = 0 or 3.3 V		2.5		
C <sub>o</sub>	Outputs	V <sub>CC</sub> = 0,	V <sub>O</sub> = 0		2.5		pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 3.3 V ± 0.15 V		UNIT	
		MIN	MAX		
t <sub>w</sub>	Pulse duration, $\overline{LE}$ low	3		ns	
t <sub>su</sub>	Setup time, D before $\overline{LE}$ ↑	2		ns	
t <sub>h</sub>	Hold time		D after $\overline{LE}$ ↑	1	ns
t <sub>ldr</sub> ‡	Data race condition time		D after $\overline{LE}$ ↓	0	ns

‡ This is the maximum time after  $\overline{LE}$  switches low that the data input can return to the latched state from the opposite state without producing a glitch on the output.



**SN74HSTL16919**  
**9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH**  
**WITH INPUT PULLUP RESISTORS**

SCES348 – MARCH 2001

**switching characteristics over recommended operating free-air temperature range,  $V_{REF} = 0.75 V$**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V$ $\pm 0.15 V$		UNIT
			MIN	MAX	
$t_{pd}$	D	Q	1.9	3.5	ns
	$\overline{LE}$		1.9	4.3	

**simultaneous switching characteristics over recommended operating free-air temperature range,  $V_{REF} = 0.75 V$ †**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 V$ $\pm 0.15 V$		UNIT
			MIN	MAX	
$t_{pd}$	D	Q	1.9	4.5	ns
	$\overline{LE}$		1.9	5.3	


† All outputs switching.



SN74HSTL16919  
**9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH  
 WITH INPUT PULLUP RESISTORS**

SCES348 – MARCH 2001

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 1 \text{ ns}$ ,  $t_f \leq 1 \text{ ns}$ .  
 C. The outputs are measured one at a time with one transition per measurement.  
 D.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74HSTL16919DGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**None:** Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265