

INA132

Low Power, Single-Supply DIFFERENCE AMPLIFIER

FEATURES

- LOW QUIESCENT CURRENT: 160 μ A
- WIDE SUPPLY RANGE
Single Supply: 2.7V to 36V
Dual Supplies: ± 1.35 V to ± 18 V
- LOW GAIN ERROR: $\pm 0.075\%$ max
- LOW NONLINEARITY: 0.001% max
- HIGH CMR: 90dB
- HIGHLY VERSATILE CIRCUIT
- EASY TO USE
- LOW COST
- 8-PIN DIP AND SO-8 PACKAGES


APPLICATIONS

- DIFFERENTIAL INPUT AMPLIFIER
- INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- UNITY-GAIN INVERTING AMPLIFIER
- G = 1/2 AMPLIFIER
- G = 2 AMPLIFIER
- SUMMING AMPLIFIER
- DIFFERENTIAL CURRENT RECEIVER
- VOLTAGE-CONTROLLED CURRENT SOURCE
- BATTERY-POWERED SYSTEMS
- GROUND LOOP ELIMINATOR

DESCRIPTION

The INA132 is a low power, unity-gain differential amplifier consisting of a precision op amp with a precision resistor network. The on-chip resistors are laser trimmed for accurate gain and high common-mode rejection. Excellent TCR tracking of the resistors maintains gain accuracy and common-mode rejection over temperature. The internal op amp's common-mode range extends to the negative supply—ideal for single-supply applications. It operates on single (2.7V to 36V) or dual supplies (± 1.35 V to ± 18 V).

The differential amplifier is the foundation of many commonly used circuits. The INA132 provides this circuit function without using an expensive precision resistor network. The INA132 is available in 8-pin DIP and SO-8 surface-mount packages and is specified for operation over the extended industrial temperature range, -40°C to $+85^{\circ}\text{C}$.



SPECIFICATIONS: $V_S = \pm 15V$

At $T_A = +25^\circ C$, $V_S = \pm 15V$, $R_L = 10k\Omega$ connected to Ground, and Reference Pin connected to Ground, unless otherwise noted.

PARAMETER	CONDITIONS	INA132P, U			INA132PA, UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OFFSET VOLTAGE⁽¹⁾ Initial vs Temperature vs Power Supply vs Time	RTO $V_S = \pm 1.35V$ to $\pm 18V$		± 75 ± 1 ± 5 0.3	± 250 ± 5 ± 30		*	± 500 $\pm 10^{(4)}$ *	μV $\mu V/^\circ C$ $\mu V/V$ $\mu V/mo$
INPUT IMPEDANCE⁽²⁾ Differential Common-Mode			80 80			*	*	$k\Omega$ $k\Omega$
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection	$V_O = 0V$ $V_{CM} = -15V$ to $28V$, $R_S = 0\Omega$	(V-)		$2(V+)-2$	*		*	V dB
OUTPUT VOLTAGE NOISE⁽³⁾ $f = 0.1Hz$ to $10Hz$ $f = 1kHz$	RTO		1.6 65			*	*	$\mu Vp-p$ nV/\sqrt{Hz}
GAIN Initial Error vs Temperature ⁽⁴⁾ vs Nonlinearity	$V_O = -14V$ to $13.5V$ $V_O = -14V$ to $13.5V$		1 ± 0.01 ± 1 ± 0.0001	± 0.075 ± 10 ± 0.001		*	± 0.1 * ± 0.002	V/V % ppm/ $^\circ C$ % of FS
OUTPUT Voltage, Positive Negative Positive Negative Current Limit, Continuous to Common Capacitive Load (Stable Operation)	$R_L = 100k\Omega$ to Ground $R_L = 100k\Omega$ to Ground $R_L = 10k\Omega$ to Ground $R_L = 10k\Omega$ to Ground	(V+)-1 (V-)+0.5 (V+)-1.5 (V-)+1	(V+)-0.8 (V-)+0.15 (V+)-0.8 (V-)+0.25		*	*	*	V V V V mA pF
FREQUENCY RESPONSE Small Signal Bandwidth Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time	-3dB $V_O = 10V$ Step $V_O = 10V$ Step 50% Overdrive		300 0.1 85 88 7			*	*	kHz V/ μs μs μs μs
POWER SUPPLY Rated Voltage Voltage Range Quiescent Current	 $I_O = 0mA$		± 1.35 ± 160	± 15 ± 185	*	*	*	V V μA
TEMPERATURE RANGE Specification Operation Storage Thermal Resistance, θ_{JA} 8-Pin DIP SO-8 Surface-Mount		-40 -55 -55		+85 +125 +125	*		*	$^\circ C$ $^\circ C$ $^\circ C$ $^\circ C/W$ $^\circ C/W$

*Specifications the same as INA132P.

NOTES: (1) Includes effects of amplifier's input bias and offset currents. (2) 40k Ω resistors are ratio matched but have $\pm 20\%$ absolute value. (3) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network. (4) Guaranteed by wafer test to 95% confidence level.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

SPECIFICATIONS: $V_S = +5V$


At $T_A = +25^\circ\text{C}$, $V_S = +5V$, $R_L = 10k\Omega$ connected to $V_G/2$, and Reference Pin connected to $V_G/2$, unless otherwise noted.

PARAMETER	CONDITIONS	INA132P, U			INA132PA, UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OFFSET VOLTAGE⁽¹⁾	RTO							
Initial vs Temperature			± 150 ± 2	± 500		*	± 750	μV $\mu\text{V}/^\circ\text{C}$
INPUT VOLTAGE RANGE								
Common-Mode Voltage Range		0		$2(V^+)-2$	*		*	V
Common-Mode Rejection	$V_{CM} = 0V$ to $8V$, $R_S = 0\Omega$	76	90		70	*		dB
OUTPUT								
Voltage, Positive	$R_L = 100k\Omega$	$(V^+)-1$	$(V^+)-0.75$		*	*		V
Negative	$R_L = 100k\Omega$	$+0.25$	$+0.06$		*	*		V
Positive	$R_L = 10k\Omega$	$(V^+)-1$	$(V^+)-0.8$		*	*		V
Negative	$R_L = 10k\Omega$	$+0.25$	$+0.12$		*	*		V
POWER SUPPLY								
Rated Voltage			+5		*	*		V
Voltage Range		+2.7		+36	*		*	V
Quiescent Current	$I_O = 0\text{mA}$		± 155	± 185		*	*	μA

*Specifications the same as INA132P.

NOTE: (1) Include effects of amplifier's input bias and offset currents.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V^+ to V^-	36V
Input Voltage Range	$\pm 80V$
Output Short-Circuit (to ground)	Continuous
Operating Temperature	-55°C to $+125^\circ\text{C}$
Storage Temperature	-55°C to $+125^\circ\text{C}$
Junction Temperature	$+150^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$

ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
INA132PA	8-Pin Plastic DIP	006	-40°C to $+85^\circ\text{C}$
INA132P	8-Pin Plastic DIP	006	-40°C to $+85^\circ\text{C}$
INA132UA	SO-8 Surface-Mount	182	-40°C to $+85^\circ\text{C}$
INA132U	SO-8 Surface-Mount	182	-40°C to $+85^\circ\text{C}$

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.







ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

TYPICAL PERFORMANCE CURVES


At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.




TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.


SMALL-SIGNAL STEP RESPONSE
 $C_L = 200\text{pF}$




SMALL-SIGNAL STEP RESPONSE
 $C_L = 1000\text{pF}$




LARGE-SIGNAL STEP RESPONSE




SETTLING TIME vs LOAD CAPACITANCE



INPUT COMMON-MODE VOLTAGE RANGE vs OUTPUT VOLTAGE






0.1 to 10Hz PEAK-TO-PEAK VOLTAGE NOISE



TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.



APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation of the INA132. Power supply bypass capacitors should be connected close to the device pins.

The differential input signal is connected to pins 2 and 3 as shown. The source impedances connected to the inputs must be nearly equal to assure good common-mode rejection. An 8Ω mismatch in source impedance will degrade the common-mode rejection of a typical device to approximately 80dB. Gain accuracy will also be slightly affected. If the source has a known impedance mismatch, an additional resistor in series with one input can be used to preserve good common-mode rejection.

Do not interchange pins 1 and 3 or pins 2 and 5, even though nominal resistor values are equal. These resistors are laser trimmed for precise resistor ratios to achieve accurate gain and highest CMR. Interchanging these pins would not provide specified performance. As shown in Figure 1, measurements should be sensed at the load.




FIGURE 1. Basic Power Supply and Signal Connections.

OPERATING VOLTAGE

The INA132 operates from single (+2.7V to +36V) or dual ($\pm 1.35V$ to $\pm 18V$) supplies with excellent performance. Specifications are production tested with +5V and $\pm 15V$ supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the typical performance curves.

The internal op amp in the INA132 is a single-supply design. This allows linear operation with the op amp's common-mode voltage equal to, or slightly below $V-$ (or single

supply ground). Although input voltages on pins 2 and 3 that are below the negative supply voltage will not damage the device, operation in this region is not recommended. Transient conditions at the inverting input terminal below the negative supply can cause a positive feedback condition that could lock the INA132's output to the negative rail.

The INA132 can accurately measure differential signals that are above the positive power supply. Linear common-mode range extends to nearly twice the positive power supply voltage—see typical performance curve, Common-Mode Range vs Output Voltage.

OFFSET VOLTAGE TRIM

The INA132 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The output is referred to the output reference terminal (pin 1), which is normally grounded. A voltage applied to the Ref terminal will be summed with the output signal. This can be used to null offset voltage. The source impedance of a signal applied to the Ref terminal should be less than 8Ω to maintain good common-mode rejection. To assure low impedance at the Ref terminal, the trim voltage can be buffered with an op amp, such as the OPA177.

CAPACITIVE LOAD DRIVE CAPABILITY

The INA132 can drive large capacitive loads, even at low supplies. It is stable with a 10,000pF load. Refer to the "Small-Signal Step Response" and "Settling Time vs Load Capacitance" typical performance curves.




FIGURE 2. Offset Adjustment.




FIGURE 3. Precision Instrumentation Amplifier.




FIGURE 4. Low Power, High Output Current Precision Difference Amplifier.




FIGURE 5. Pseudoground Generator.




FIGURE 6. Differential Input Data Acquisition.




FIGURE 7. Precision Voltage-to-Current Conversion.

The difference amplifier is a highly versatile building block that is useful in a wide variety of applications. See the INA105 data sheet for additional applications ideas, including:

- Current Receiver with Compliance to Rails
- Precision Unity-Gain Inverting Amplifier
- $\pm 10V$ Precision Voltage Reference
- $\pm 5V$ Precision Voltage Reference
- Precision Unity-Gain Buffer
- Precision Average Value Amplifier
- Precision $G = 2$ Amplifier
- Precision Summing Amplifier
- Precision $G = 1/2$ Amplifier
- Precision Bipolar Offsetting
- Precision Summing Amplifier with Gain
- Instrumentation Amplifier Guard Drive Generator
- Precision Summing Instrumentation Amplifier
- Precision Absolute Value Buffer
- Precision Voltage-to-Current Converter with Differential Inputs
- Differential Input Voltage-to-Current Converter for Low I_{OUT}
- Isolating Current Source
- Differential Output Difference Amplifier
- Isolating Current Source with Buffering Amplifier for Greater Accuracy
- Window Comparator with Window Span and Window Center Inputs
- Precision Voltage-Controlled Current Source with Buffered Differential Inputs and Gain
- Digitally Controlled Gain of ± 1 Amplifier

PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
INA132P	OBSOLETE	PDIP	P	8	
INA132PA	OBSOLETE	PDIP	P	8	
INA132U	ACTIVE	SOIC	D	8	100
INA132U/2K5	ACTIVE	SOIC	D	8	2500
INA132UA	ACTIVE	SOIC	D	8	100
INA132UA/2K5	ACTIVE	SOIC	D	8	2500

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated