

3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS

FEATURES

4000-V_(peak) Isolation

ISTRUMENTS www.ti.com

- UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2)
- IEC 61010-1 and CSA Approved
- 50 kV/µs Transient Immunity Typical
- Signaling Rate 0 Mbps to 150 Mbps
 - Low-Propagation Delay
 - Low Pulse-Width Distortion
- **High-Electromagnetic Immunity**
- Low-Input Current Requirement
- **Failsafe Output**

Drop-In Replacement for Most Opto and Magnetic Isolators


APPLICATIONS

- Industrial Fieldbus
 - Modbus
 - Profibus
 - DeviceNet[™] Data Buses
 - Smart Distributed Systems (SDS[™])
- **Computer Peripheral Interface**
- Servo Control Interface
- **Data Acquisition**

DESCRIPTION

The ISO721 and ISO721M digital isolators have a logic input and output buffer separated by a silicon oxide (SiO₂) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received for more than 4 µs, the input is assumed to be unpowered or not functional, and the failsafe circuit drives the output to a logic high state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SDS is a trademark of Honeywell.

DeviceNet is a trademark of Open Devicenet Vendors Association, Inc.

ÆΛ



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching, and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates⁽¹⁾ from 0 Mbps (dc) to 100 Mbps for the ISO721, and 0 Mbps to 150 Mbps with the ISO721M.

These devices require two supply voltages of 3.3-V, 5-V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.


The ISO721 has TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M has CMOS $V_{CC}/2$ input thresholds, but does not have the noise-filter and the additional propagation delay. These features of the ISO721M also provide for reduced jitter operation.

The ISO721 and ISO721M are characterized for operation over the ambient temperature range of -40°C to 125°C.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).





ORDERING INFORMATION

PRODUCT	INPUT THRESHOLDS	NOISE FILTER	PACKAGE ⁽¹⁾	PACKAGE DESIGNATOR	MARKED AS	ORDERING NUMBER	GREEN	
IS0721	TTL YES SOIC-8 D	SOIC-8		YES SOIC-8	D	ISO721	ISO721D (rail)	
150721	IIL	TES	5010-8	D	150721	ISO721DR (reel)	Pb Free	
ISO721M	CMOS	NO	SOIC-8	D	IS721M	ISO721MD (rail)	Sb/Br Free	
13072110	CIVIOS	UN	3010-8	U	1372111	ISO721MDR (reel)		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

REGULATORY INFORMATION

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program ⁽¹⁾
File Number: 40014131	File Number: 1698195	File Number: 181974

(1) Production tested \ge 3000 V_{RMS} for 1 second in accordance with UL 1577.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

					UNIT			
V _{CC}	Supply voltage, V	_{CC1} , V _{CC2}			–0.5 V to 6 V			
VI	Voltage at IN or O	Voltage at IN or OUT terminal						
I _O	Output Current	±15 mA						
ESD	Electrostatic	Human Body Model	JEDEC Standard 22, Test Method A114-C.01		±2 kV			
ESD	discharge	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1 kV			
TJ	Maximum junction	temperature			170°C			

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This isolator is suitable for basic insulation applications within the safety limiting data. Maintenance of the safety data must be ensured by means of protective circuitry.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT	
V			4.5	5.5	V	
V _{CC}	Supply voltage, V_{CC1} , V_{CC2}		3	3.6	v	
I _{OH}	Output ourset			4		
I _{OL}	Output current		-4		mA	
		ISO721	10		~~~	
t _{ui}	Input pulse width	ISO721M	6.67		ns	
V _{IH}	High-level input voltage (IN)	100704	2	V _{CC}		
V _{IL}	Low-level input voltage (IN)		0	0.8	V	
V _{IH}	High-level input voltage (IN)	10070414	0.7 V _{CC}	V _{CC}	V	
V _{IL}	Low-level input voltage (IN)		0	0.3 V _{CC}	V	
TJ	Junction temperature	See the Thermal Characteristics table		150	°C	
н	External magnetic field intensity p certification		1000	A/m		

IEC 60747-5-2 INSULATION CHARACTERISTICS⁽¹⁾

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
VIORM	Maximum working insulation voltage		560	V
V _{PR}		After Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$, t = 10 s, Partial discharge < 5 pC	672	V
	Input to output test voltage	Method a, $V_{PR} = V_{IORM} \times 1.6$, Type and sample test with t = 10 s, Partial discharge < 5 pC	896	V
		Method b1, $V_{PR} = V_{IORM} \times 1.875$, 100 % Production test with t = 1 s, Partial discharge < 5 pC	1050	V
V _{IOTM}	Transient overvoltage	t = 60 s	4000	V
R _S	Insulation resistance	$V_{IO} = 500 \text{ V at } T_S$	>10 ⁹	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21

ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMI	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		Quiescent			0.5	1	mA	
I _{CC1}	V _{CC1} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		2	3.5		
	Ver supply current	Quiescent	V = V or $0 V$ No load		8	12	mA	
I _{CC2} V _{CC2} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		10	14	ma		
V _{OH} High-level output voltag	•	I _{OH} = -4 mA, See Figure 1	V _{CC} - 0.8	4.6		V		
	High-level output voltag	e	$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1	5		v	
V			I _{OL} = 4 mA, See Figure 1		0.2	0.4	V	
V _{OL}	Low-level output voltage	5	I_{OL} = 20 µA, See Figure 1		0	0.1	v	
V _{I(HYS)}	Input voltage hysteresis	i			150		mV	
I _{IH}	High-level input current		IN at 2 V			10		
IIL	Low-level input current		IN at 0.8 V	-10			μA	
Cl	C _I Input capacitance to ground		V _I = 0.4 sin (4E6πt) + 0.5 V		1		pF	
CMTI	Common-mode transier	nt immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 3	25	50		kV/µs	

SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay, low-to-high-level output			13	17	24	
t _{PHL}	Propagation delay , high-to-low-level output	ISO721		13	17	24	ns
t _{sk(p)}	Pulse skew t _{PHL} - t _{PLH}		See Figure 1		0.5	2	
t _{PLH}	Propagation delay, low-to-high-level output		- See Figure 1	8	10	16	
t _{PHL}	Propagation delay, high-to-low-level output	ISO721M		8	10	16	ns
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}				0.5	1	
t _{sk(pp)} ⁽¹⁾	Part-to-part skew			0	3	ns	
t _r	Output signal rise time	- See Figure 1		1		ns	
t _f	Output signal fall time	See Figure 1		1			
t _{fs}	Failsafe output delay time from input power loss		See Figure 2		3		μs
			100 Mbps NRZ data input See Figure 4		2		
	Deel, to reach our notions "itter	ISO721	100 Mbps unrestricted bit run length data input See Figure 4		3		
t _{jit(PP)}	Peak-to-peak eye-pattern jitter		150 Mbps NRZ data input See Figure 4		1	ns 1 2	
		ISO721M	150 Mbps unrestricted bit run length data input See Figure 4		2		

ELECTRICAL CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	V auguly augreent	Quiescent			0.5	1	~ ^	
I _{CC1}	V _{CC1} supply current	25 Mbps	$V_{l} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		2	3.5	mA	
	Vees supply current	Quiescent			4	6.5	~ ^	
I _{CC2} V _{CC2} supply current	25 Mbps	$V_{l} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		5	7.5	mA		
V _{OH} High-level output voltage	•	I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.4$	3		V		
	High-level output voltag	е	$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1	3.3		v	
V			I _{OL} = 4 mA, See Figure 1		0.2	0.4	V	
V _{OL}	Low-level output voltage	;	$I_{OL} = 20 \ \mu A$, See Figure 1		0	0.1	v	
V _{I(HYS)}	Input voltage hysteresis				150		mV	
I _{IH}	High-level input current		IN at 2 V			10		
IIL	Low-level input current		IN at 0.8 V	-10			μA	
Cl	C ₁ Input capacitance to ground		V _I = 0.4 sin (4E6πt) + 0.5 V		1		pF	
CMTI	Common-mode transier	nt immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 3	25	40		kV/µs	

SWITCHING CHARACTERISTICS: V_{CC1} at 5-V, V_{CC2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay, low-to-high-level output			15	19	30		
t _{PHL}	Propagation delay, high-to-low-level output	ISO721		15	19	30	ns	
t _{sk(p)}	Pulse skew t _{PHL} - t _{PLH}		See Figure 1		0.5	3		
t _{PLH}	Propagation delay, low-to-high-level output		See Figure 1	10	12	20		
t _{PHL}	Propagation delay, high-to-low-level output	ISO721M		10	12	20	ns	
t _{sk(p)}	Pulse skew t _{PHL} - t _{PLH}				0.5	1		
t _{sk(pp)} ⁽¹⁾	Part-to-part skew				0	5	ns	
t _r	Output signal rise time	Soo Figure 1		2		20		
t _f	Output signal fall time	- See Figure 1		2		ns		
t _{fs}	Failsafe output delay time from input power loss		See Figure 2		3		μs	
			100 Mbps NRZ data input See Figure 4		2			
	Dark to park our patters "Mar	ISO721	100 Mbps unrestricted bit run length data input See Figure 4		3			
t _{jit(pp)}	Peak-to-peak eye-pattern jitter		150 Mbps NRZ data input See Figure 4		1		ns	
		ISO721M	150 Mbps unrestricted bit run length data input See Figure 4		2			

ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Quiescent			0.3	0.5	mA
I _{CC1}	V _{CC1} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		1	1.5	ША
		Quiescent			8	12	~ ^
I _{CC2} V _{CC2} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		10	14	mA	
V _{OH} High-level output voltage		2	I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.8$	4.6		V
		e	$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1	5		v
V			I _{OL} = 4 mA, See Figure 1		0.2	0.4	V
V _{OL}	Low-level output voltage	÷	I_{OL} = 20 µA, See Figure 1		0	0.1	v
V _{I(HYS)}	Input voltage hysteresis				150		mV
I _{IH}	High-level input current		IN at 2 V			10	
IIL	IL Low-level input current		IN at 0.8 V	-10	-10		μA
CI	C _I Input capacitance to ground		V _I = 0.4 sin (4E6πt) + 0.5 V		1		pF
CMTI	CMTI Common-mode transient immunity		$V_I = V_{CC}$ or 0 V, See Figure 3	25	40		kV/µs

SWITCHING CHARACTERISTICS: V_{CC1} at 3.3-V, V_{CC2} at 5-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay, low-to-high-level output			15	17	30		
t _{PHL}	Propagation delay, high-to-low-level output	ISO721		15	17	30	ns	
t _{sk(p)}	Pulse skew t _{PHL} - t _{PLH}		See Figure 1		0.5	2		
t _{PLH}	Propagation delay, low-to-high-level output			10	12	21		
t _{PHL}	Propagation delay, high-to-low-level output	ISO721M		10	12	21	ns	
t _{sk(p)}	Pulse skew t _{PHL} - t _{PLH}				0.5	1		
t _{sk(pp)} ⁽¹⁾	Part-to-part skew			0	5	ns		
t _r	Output signal rise time	- See Figure 1		1		20		
t _f	Output signal fall time				1		ns	
t _{fs}	Failsafe output delay time from input power loss		See Figure 2		3		μs	
			100 Mbps NRZ data input See Figure 4		2			
		ISO721	100 Mbps unrestricted bit run length data input See Figure 4		3			
t _{jit(pp)}	Peak-to-peak eye-pattern jitter		150 Mbps NRZ data input See Figure 4		1		ns	
		ISO721M	150 Mbps unrestricted bit run length data input See Figure 4		2			

ELECTRICAL CHARACTERISTICS: V_{cc1} and V_{cc2} at 3.3-V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Manager and the summer of	Quiescent			0.3	0.5	A	
I _{CC1}	I _{CC1} V _{CC1} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		1	1.5	mA	
	V aupply aurrent	Quiescent			4	6.5	~^^	
I _{CC2} V _{CC2} supply current	25 Mbps	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, \text{ No load}$		5	7.5	mA		
V _{OH} High-level output voltage		I _{OH} = -4 mA, See Figure 1	$V_{CC} - 0.4$	3		V		
	$I_{OH} = -20$	$I_{OH} = -20 \ \mu A$, See Figure 1	V _{CC} – 0.1	3.3				
		_	I _{OL} = 4 mA, See Figure 1		0.2	0.4	V	
V _{OL}	Low-level output voltag	e	$I_{OL} = 20 \ \mu A$, See Figure 1		0	0.1	V	
V _{I(HYS)}	Input voltage hysteresi	S			150		mV	
I _{IH}	High-level input current	t	IN at 2 V			10		
I _{IL}	Low-level input current		IN at 0.8 V	-10			μA	
CI	C _I Input capacitance to ground		V _I = 0.4 sin (4E6πt) + 0.5 V		1		pF	
CMTI	Common-mode transie	nt immunity	$V_{I} = V_{CC}$ or 0 V, See Figure 3	25	40		kV/µs	

SWITCHING CHARACTERISTICS: V_{cc1} and V_{cc2} at 3.3-V OPERATION


over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay, low-to-high-level output			17	20	34	
t _{PHL}	Propagation delay, high-to-low-level output	ISO721		17	20	34	ns
t _{sk(p)}	Pulse skew t _{PHL} - t _{PLH}		See Figure 1		0.5	3	
t _{PLH}	Propagation delay, low-to-high-level output		- See Figure 1	10	12	25	
t _{PHL}	Propagation delay, high-to-low-level output	ISO721M		10	12	25	ns
t _{sk(p)}	Pulse skew t _{PHL} – t _{PLH}				0.5	1	
t _{sk(pp)} ⁽¹⁾	Part-to-part skew			0	5.5	ns	
t _r	Output signal rise time	See Figure 1		2		20	
t _f	Output signal fall time	- See Figure 1		2		ns	
t _{fs}	Failsafe output delay time from input power loss	See Figure 2		3		μs	
	Peak-to-peak eye-pattern jitter		100 Mbps NRZ data input See Figure 4		2 3		
t _{jit(pp)}		ISO721	100 Mbps unrestricted bit run length data input See Figure 4				
			150 Mbps NRZ data input See Figure 4		1		ns
		ISO721M	150 Mbps unrestricted bit run length data input See Figure 4		2		

ISO721, ISO721M

SLLS629A-JANUARY 2006-REVISED JANUARY 2006


PARAMETER MEASUREMENT INFORMATION



A. The input pulse is supplied by a generator having the following characteristics:


- PRR ≤ 50 kHz, 50% duty cycle
- t_r ≤ 3 ns
- t_f ≤ 3 ns
- Z_O = 50 Ω.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms



NOTE: V_I transition time is 100 ns

Figure 2. Failsafe Delay Time Test Circuit and Voltage Waveforms







Figure 3. Common-Mode Transient Immunity Test Circuit and Voltage Waveform

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: Bit pattern run length is 2¹⁶ - 1. Transition Time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 4. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

DEVICE INFORMATION

PACKAGE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(101)	Minimum air gap (Clearance) ⁽¹⁾	Shortest terminal to terminal distance through air	4.8			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	4.3			mm
C _{TI}	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1	≥ 175			V
	Minimum internal gap (internal clearance)	Distance through insulation	0.008			mm
R _{IO}	Isolation resistance	Input to output, V_{IO} = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 ¹²		Ω
C _{IO}	Barrier capacitance Input-to-output	V _I = 0.4 sin (4E6πt)		1		pF
CI	Input capacitance to ground	$V_{I} = 0.4 \sin (4E6\pi t)$		1		pF

(1) Creepage and clearance requirements are applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.


Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
Installation classification	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111

DEVICE I/O SCHEMATIC

Equivalent Input and Output Schematic Diagrams



IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolator barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply, and without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Sofety input, output, or output, ourrent	$\theta_{JA} = 263^{\circ}C/W, V_{I} = 5.5 V, T_{J} = 170^{\circ}C, T_{A} = 25^{\circ}C$			100	س ۸
IS	Safety input, output, or supply current	$\theta_{JA} = 263^{\circ}C/W, V_{I} = 3.6 V, T_{J} = 170^{\circ}C, T_{A} = 25^{\circ}C$			153	mA
Τ _S	Maximum case temperature				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

THERMAL CHARACTERISTICS (over recommended operating conditions unless otherwise noted)							
PARAMETER	TEST CONDITIONS	MIN	TYP	I			
	Low-K Thermal Resistance ⁽¹⁾		263				

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ ₁₀ Junction-to-Air			Low-K Thermal Resistance ⁽¹⁾		263		°C/W
θ_{JA}	JUNCION-IO-AII		High-K Thermal Resistance ⁽¹⁾		125		°C/W
θ_{JB}	Junction-to-Board Thermal Resistance				44		°C/W
θ_{JC}	Junction-to-Case Thermal Resistance				75		°C/W
P _D Device Power Dissipation	ISO721	$\label{eq:V_CC1} \begin{array}{l} V_{CC1} = V_{CC2} = 5.5 \ V, \ T_J = 150^\circ C, \\ C_L = 15 \ pF, \ lnput \ a \ 100 \ Mbps \ 50\% \ duty \\ cycle \ square \ wave \end{array}$			159	mW	
		ISO721M	$\label{eq:V_CC1} \begin{array}{l} V_{CC1} = V_{CC2} = 5.5 \mbox{ V}, T_J = 150^\circ\mbox{C}, \\ C_L = 15 \mbox{ pF}, \mbox{ Input a 150 Mbps 50\% duty} \\ \mbox{ cycle square wave} \end{array}$			195	IIIVV

(1) Tested in accordance with the Low-K or High-K thermal metric definition of EIA/JESD51-3 for leaded surface mount packages.




Figure 5. θ_{JC} THERMAL DERATING CURVE per IEC 60747-5-2


FUNCTION TABLE

ISO721 and ISO721M⁽¹⁾


V _{CC1}	V _{CC2}	INPUT (IN)	OUTPUT (OUT)
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	Х	Н
PU	PD	Х	Х

(1) PU = Powered Up ($V_{CC} \ge 3 V$); PD = Powered Down ($V_{CC} \le 2.5 V$); X = Irrelevant; H = High Level; L = Low Level


TYPICAL CHARACTERISTICS



PROPAGATION DELAY vs FREE-AIR TEMPERATURE











PROPAGATION DELAY vs FREE-AIR TEMPERATURE



TYPICAL CHARACTERISTICS (continued)



APPLICATION INFORMATION

MANUFACTURER CROSS-REFERENCE DATA

The ISO721 and ISO721M isolators have the same functional pin-out as most other vendors, and they are often pin-for-pin drop-in replacements. The notable differences in the products are propagation delay, signaling rate, power consumption, and transient protection rating. Table 1 is used as a guide for replacing other isolators with the ISO72xx family of single channel isolators.




Figure 15. Pin Cross Reference

Table 1. CROSS REFERENCE

ISOLATOR	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8
ISO721 ⁽¹⁾⁽²⁾	V _{CC1}	IN	V _{CC1}	GND1	GND2	OUT	GND2	V _{CC2}
ADuM1100 ⁽¹⁾⁽²⁾	V _{DD1}	VI	V _{DD1}	GND1	GND2	Vo	GND2	V _{DD2}
HCPL-xxxx	V _{DD1}	VI	*Leave Open ⁽³⁾	GND1	GND2	Vo	NC	V _{DD2}
IL710	V _{DD1}	VI	NC ⁽⁴⁾	GND1	GND2	Vo	V _{OE}	V _{DD2}

(1) The ISO721 and ISO721M pin 1 and pin 3 are internally connected together. Either or both may be used as V_{CC1} . (2) The ISO721 and ISO721M pin 5 and pin 7 are internally connected together. Either or both may be used as GND2.

(3) Pin 3 of the HCPL devices must be left open. This is not a problem when substituting an ISO721 or ISO721M device since the extra V_{CC1} on pin 3 may be left an open circuit as well.

Pin 3 of the IL710 must not be tied to ground on the circuit board since this shorts the ISO721 and ISO721M V_{CC1} to ground. The IL710 (4) pin 3 may only be tied to V_{CC} or left open to drop in an ISO721 or ISO721M.






Figure 16. Basic Application Circuit

ISOLATION GLOSSARY

Creepage Distance— The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



Clearance— The shortest distance between two conductive input to output leads measured through air (line of sight).



Input-to Output Barrier Capacitance -- The total capacitance between all input terminals connected together, and all output terminals connected together.

Input-to Output Barrier Resistance -- The total resistance between all input terminals connected together, and all output terminals connected together.

Primary Circuit -- An internal circuit directly connected to an external supply mains or other equivalent source which supplies the primary circuit electric power.

Secondary Circuit -- A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

Comparative Tracking Index (CTI) -- CTI is an index used for electrical insulating materials which is defined as the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.

ISO721, ISO721M

SLLS629A-JANUARY 2006-REVISED JANUARY 2006



ISOLATION GLOSSARY (continued)

Insulation:

Operational insulation -- Insulation needed for the correct operation of the equipment.

Basic insulation -- Insulation to provide basic protection against electric shock.

Supplementary insulation -- Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation -- Insulation comprising both basic and supplementary insulation.

Reinforced insulation -- A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

Pollution Degree:

Pollution Degree 1 -- No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 -- Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 -- Conductive pollution occurs or dry nonconductive pollution occurs which becomes conductive due to condensation which is to be expected.

Pollution Degree 4- Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

Installation Category:

Overvoltage Category -- This section is directed at insulation co-ordination by identifying the transient overvoltages which may occur, and by assigning 4 different levels as indicated in IEC 60664.

I: Signal Level -- Special equipment or parts of equipment.

II: Local Level -- Portable equipment etc.

III: Distribution Level -- Fixed installation

IV: Primary Supply Level -- Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ISO721D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
ISO721MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated