

# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018J – AUGUST 1995 – REVISED AUGUST 2003

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max  $t_{pd}$  of 4.8 ns at 3.3 V
- $\pm 24$  mA Output Drive at 3.3 V
- B-Port Outputs Have Equivalent 26- $\Omega$  Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)


### description/ordering information

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH162268 is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{CLKEN}$ ) inputs are low. The select ( $\overline{SEL}$ ) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB}$ ). These control terminals are registered, so bus direction changes are synchronous with CLK.



### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SSOP – DL	Tube	SN74ALVCH162268DL	ALVCH162268
		Tape and reel	SN74ALVCH162268DLR	
	TSSOP – DGG	Tape and reel	SN74ALVCH162268GR	ALVCH162268
	VFGBA – GQL	Tape and reel	SN74ALVCH162268KR	VH2268
	VFGBA – ZQL (Pb-free)		74ALVCH162268ZQLR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018J – AUGUST 1995 – REVISED AUGUST 2003


### description/ordering information (continued)

The B outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to  $\overline{OE}$  being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### GQL OR ZQL PACKAGE (TOP VIEW)



### terminal assignments

	1	2	3	4	5	6
A	2B3	$\overline{CLKEN1B}$	$\overline{OEA}$	$\overline{OEB}$	$\overline{CLKENA2}$	2B4
B	2B1	2B2	GND	GND	2B5	2B6
C	A2	A1	$V_{CC}$	$V_{CC}$	2B7	2B8
D	A4	A3	GND	GND	2B9	2B10
E	A6	A5			2B11	2B12
F	A7	A8			1B11	1B12
G	A9	A10	GND	GND	1B9	1B10
H	A11	A12	$V_{CC}$	$V_{CC}$	1B7	1B8
J	1B1	1B2	GND	GND	1B5	1B6
K	1B3	$\overline{CLKEN2B}$	$\overline{SEL}$	CLK	$\overline{CLKENA1}$	1B4

**SN74ALVCH162268**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES018J – AUGUST 1995 – REVISED AUGUST 2003

**Function Tables**

**OUTPUT ENABLE**

INPUTS			OUTPUTS	
CLK	$\overline{\text{OEA}}$	$\overline{\text{OEB}}$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

**A-TO-B STORAGE ( $\overline{\text{OEB}} = \text{L}$ )**

INPUTS				OUTPUTS	
$\overline{\text{CLKENA1}}$	$\overline{\text{CLKENA2}}$	CLK	A	1B	2B
H	H	X	X	1B <sub>0</sub> <sup>†</sup>	2B <sub>0</sub> <sup>†</sup>
L	L	↑	L	L <sup>‡</sup>	X
L	L	↑	H	H <sup>‡</sup>	X
X	L	↑	L	X	L
X	L	↑	H	X	H

† Output level before the indicated steady-state input conditions were established

‡ Two CLK edges are needed to propagate data

**B-TO-A STORAGE ( $\overline{\text{OEA}} = \text{L}$ )**

INPUTS						OUTPUT A
$\overline{\text{CLKEN1B}}$	$\overline{\text{CLKEN2B}}$	CLK	$\overline{\text{SEL}}$	1B	2B	
H	X	X	H	X	X	A <sub>0</sub> <sup>†</sup>
X	H	X	L	X	X	A <sub>0</sub> <sup>†</sup>
L	L	↑	H	L	X	L
L	L	↑	H	H	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H


† Output level before the indicated steady-state input conditions were established

# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018J – AUGUST 1995 – REVISED AUGUST 2003

### logic diagram (positive logic)



Pin numbers shown are for the DGG and DL packages.

**SN74ALVCH162268**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES018J – AUGUST 1995 – REVISED AUGUST 2003

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Continuous output current, $I_O$	±50 mA
Continuous current through each $V_{CC}$ or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	64°C/W
DL package	56°C/W
GQL/ZQL package	42°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The package thermal impedance is calculated in accordance with JESD 51-7.



# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018J – AUGUST 1995 – REVISED AUGUST 2003

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		
		V <sub>CC</sub> = 2.7 V to 3.6 V	2		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.35 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7		
		V <sub>CC</sub> = 2.7 V to 3.6 V	0.8		
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current (A port)	V <sub>CC</sub> = 1.65 V	−4		mA
		V <sub>CC</sub> = 2.3 V	−12		
		V <sub>CC</sub> = 2.7 V	−12		
		V <sub>CC</sub> = 3 V	−24		
	High-level output current (B port)	V <sub>CC</sub> = 1.65 V	−2		
		V <sub>CC</sub> = 2.3 V	−6		
		V <sub>CC</sub> = 2.7 V	−8		
		V <sub>CC</sub> = 3 V	−12		
I <sub>OL</sub>	Low-level output current (A port)	V <sub>CC</sub> = 1.65 V	4		mA
		V <sub>CC</sub> = 2.3 V	12		
		V <sub>CC</sub> = 2.7 V	12		
		V <sub>CC</sub> = 3 V	24		
	Low-level output current (B port)	V <sub>CC</sub> = 1.65 V	2		
		V <sub>CC</sub> = 2.3 V	6		
		V <sub>CC</sub> = 2.7 V	8		
		V <sub>CC</sub> = 3 V	12		
Δt/Δv	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		−40	85	°C

NOTE 4: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**SN74ALVCH162268**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES018J – AUGUST 1995 – REVISED AUGUST 2003

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	A port	I <sub>OH</sub> = –100 µA	1.65 V to 3.6 V	V <sub>CC</sub> –0.2			V
		I <sub>OH</sub> = –4 mA	1.65 V	1.2			
		I <sub>OH</sub> = –6 mA	2.3 V	2			
		I <sub>OH</sub> = –12 mA	2.3 V	1.7			
			2.7 V	2.2			
			3 V	2.4			
		I <sub>OH</sub> = –24 mA	3 V	2			
	B port	I <sub>OH</sub> = –100 µA	1.65 V to 3.6 V	V <sub>CC</sub> –0.2			
		I <sub>OH</sub> = –2 mA	1.65 V	1.2			
		I <sub>OH</sub> = –4 mA	2.3 V	1.9			
		I <sub>OH</sub> = –6 mA	2.3 V	1.7			
			3 V	2.4			
			2.7 V	2			
		I <sub>OH</sub> = –12 mA	3 V	2			
V <sub>OL</sub>	A port	I <sub>OL</sub> = 100 µA	1.65 V to 3.6 V			0.2	V
		I <sub>OL</sub> = 4 mA	1.65 V			0.45	
		I <sub>OL</sub> = 6 mA	2.3 V			0.4	
		I <sub>OL</sub> = 12 mA	2.3 V			0.7	
			2.7 V			0.4	
		I <sub>OL</sub> = 24 mA	3 V			0.55	
	B port	I <sub>OL</sub> = 100 µA	1.65 V to 3.6 V			0.2	
		I <sub>OL</sub> = 2 mA	1.65 V			0.45	
		I <sub>OL</sub> = 4 mA	2.3 V			0.4	
		I <sub>OL</sub> = 6 mA	2.3 V			0.55	
			3 V			0.55	
		I <sub>OL</sub> = 8 mA	2.7 V			0.6	
		I <sub>OL</sub> = 12 mA	3 V			0.8	
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	µA
I <sub>I</sub> (hold)		V <sub>I</sub> = 0.58 V	1.65 V	25			µA
		V <sub>I</sub> = 1.07 V		–25			
		V <sub>I</sub> = 0.7 V	2.3 V	45			
		V <sub>I</sub> = 1.7 V		–45			
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V		–75			
		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500	
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	µA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	µA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	µA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3.5		pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		9		pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018J – AUGUST 1995 – REVISED AUGUST 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	120		125		150		MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time	A data before CLK↑		4.5		4		ns
		B data before CLK↑		0.8		1.2		
		SEL before CLK↑		1.4		1.6		
		CLKENA1 or CLKENA2 before CLK↑		3.6		3.4		
		CLKEN1B or CLKEN2B before CLK↑		3.2		3		
		OE before CLK↑		4.2		3.9		
t <sub>h</sub>	Hold time	A data after CLK↑		0		0		ns
		B data after CLK↑		1.3		1.2		
		SEL after CLK↑		1		1		
		CLKENA1 or CLKENA2 after CLK↑		0.1		0.1		
		CLKEN1B or CLKEN2B after CLK↑		0.1		0		
		OE after CLK↑ after CLK↑		0		0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8\text{ V}$	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$				120		125		150		MHz
$t_{\text{pd}}$	CLK	B	8	1.6	6.1	5.9		1.8	5.4	ns
		A (1B)	8	1.6	5.8	5.4		1.7	4.8	
		A (2B)	8	1.6	5.8	5.3		1.8	4.8	
		A ( $\overline{\text{SEL}}$ )	11	2.5	7.3	6.5		2.4	5.8	
$t_{\text{en}}$	CLK	B	12	2.7	7.2	6.8		2.6	6.1	ns
$t_{\text{dis}}$	CLK	B	10	2.8	7.2	6.1		2.5	5.9	ns
$t_{\text{en}}$	CLK	A	9	2	6.2	5.6		1.8	5.1	ns
$t_{\text{dis}}$	CLK	A	9	2	6.5	5.4		2.1	5	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$	$V_{CC} = 3.3\text{ V}$	UNIT
			TYP	TYP	
$C_{\text{pd}}$	Power dissipation capacitance	$C_L = 50\text{ pF}$ , $f = 10\text{ MHz}$	87	120	pF
	Outputs enabled Outputs disabled		80.5	118	




# SN74ALVCH162268

## 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS


SCES018J – AUGUST 1995 – REVISED AUGUST 2003

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{pd}$ $t_{PLZ}/t_{PZL}$ $t_{PHZ}/t_{PZH}$	Open $V_{LOAD}$ GND

$V_{CC}$	INPUT		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_r/t_f$					
$1.8\text{ V} \pm 0.15\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k $\Omega$	0.15 V
$2.5 \pm 0.2\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 $\Omega$	0.15 V
2.7 V	2.7 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
$3.3\text{ V} \pm 0.3\text{ V}$	2.7 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V




- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\text{ }\Omega$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## ZQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. MicroStar Junior™ BGA configuration.
  - D. Falls within JEDEC MO-225 variation BA.
  - E. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.

## GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - MicroStar Junior™ BGA configuration.
  - Falls within JEDEC MO-225 variation BA.
  - This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

## DL (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MO-118

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated