DGG OR DL PACKAGE (TOP VIEW)

SCES018J - AUGUST 1995 - REVISED AUGUST 2003

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 4.8 ns at 3.3 V
- ±24 mA Output Drive at 3.3 V
- B-Port Outputs Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH162268 is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKEN) inputs are low. The select (SEL) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

OEA OEB 56 55 CLKENA2 CLKEN1B 2 2B3 **∏**3 54 1 2B4 GND ∏4 53 **∏** GND 2B2 🛮 5 52 **1** 2B5 51 2B6 2B1 **∏**6 V_{CC} \square 7 50 V_{CC} A1 **∏**8 49 **1** 2B7 A2 🛮 9 48 2B8 A3 10 47 **1** 2B9 GND ∏11 46 ∏ GND 45 1 2B10 A4 Π 12 A5 | 13 44**∏**2B11 A6 **∏** 14 43 2B12 A7 🛮 15 42 1B12 A8 **1**16 41 **1** 1B11 A9 **∏** 17 40**∏**1B10 GND ∏18 39 **∏** GND A10 **∏** 19 38 **1** 1B9 A11 20 37 1B8 A12 **∏**21 36 **∏** 1B7 V_{CC} 122 35 V_{CC} 1B1 **1**23 34**∏**1B6 1B2 **∏**24 33 1B5 GND ∏25 32 | GND 1B3 **∏**26 31 1 1B4 CLKEN2B 1 27 30 CLKENA1 SEL [29 **∏** CLK

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, OEB). These control terminals are registered, so bus direction changes are synchronous with CLK.

ORDERING INFORMATION

TA	PACKAGE	PACKAGE [†]		TOP-SIDE MARKING
	CCOD DI	Tube	SN74ALVCH162268DL	ALVOLI400000
	SSOP – DL Tape and reel		SN74ALVCH162268DLR	ALVCH162268
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH162268GR	ALVCH162268
	VFGBA – GQL	Tana and saal	SN74ALVCH162268KR	VII 10000
l	VFGBA – ZQL (Pb-free)	Tape and reel	74ALVCH162268ZQLR	VH2268

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCES018J - AUGUST 1995 - REVISED AUGUST 2003


description/ordering information (continued)

The B outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to $\overline{\text{OE}}$ being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

GQL OR ZQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	2B3	CLKEN1B	OEA	OEB	CLKENA2	2B4
В	2B1	2B2	GND	GND	2B5	2B6
С	A2	A1	VCC	Vcc	2B7	2B8
D	A4	А3	GND	GND	2B9	2B10
Е	A6	A5			2B11	2B12
F	A7	A8			1B11	1B12
G	A9	A10	GND	GND	1B9	1B10
Н	A11	A12	VCC	Vcc	1B7	1B8
J	1B1	1B2	GND	GND	1B5	1B6
K	1B3	CLKEN2B	SEL	CLK	CLKENA1	1B4

Function Tables

OUTPUT ENABLE

	INPUTS	OUTI	PUTS	
CLK	OEA	OEB	Α	1B, 2B
1	Н	Н	Z	Z
\uparrow	Н	L	Z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

A-TO-B STORAGE (OEB = L)

	INPUTS					
CLKENA1	CLKENA2	CLK	Α	1B	2B	
Н	Н	Χ	Χ	1B ₀ †	2B ₀ †	
L	L	\uparrow	L	L‡	Х	
L	L	\uparrow	Н	H‡	Х	
Х	L	\uparrow	L	Х	L	
Х	L	\uparrow	Н	Х	Н	

[†]Output level before the indicated steady-state input conditions were established


B-TO-A STORAGE (OEA = L)

	INPUTS							
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	Α		
Н	Х	Χ	Н	Χ	Χ	A ₀ †		
Х	Н	Χ	L	Χ	Χ	A ₀ †		
L	L	\uparrow	Н	L	Χ	L		
L	L	\uparrow	Н	Н	Χ	Н		
Х	L	\uparrow	L	Χ	L	L		
Х	L	\uparrow	L	Χ	Н	Н		

[†]Output level before the indicated steady-state input conditions were established

[‡] Two CLK edges are needed to propagate data

logic diagram (positive logic)



Pin numbers shown are for the DGG and DL packages.



SCES018J - AUGUST 1995 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Input voltage range, V _I : Except I/O ports (see I	Note 1)	
I/O ports (see Notes 1	and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)		
Input clamp current, I_{IK} ($V_I < 0$)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through each V _{CC} or GND		±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	: DGG package	64°C/W
	DL package	56°C/W
	GQL/ZQL package	42°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

SN74ALVCH162268 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES018J - AUGUST 1995 - REVISED AUGUST 2003

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
۷ _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage		0	VCC	V	
۷o	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-12	mA	
	High-level output current (A port)	V _{CC} = 2.7 V		-12		
		V _{CC} = 3 V		-24		
ЮН		V _{CC} = 1.65 V		-2		
	High-level output current (B port)	V _{CC} = 2.3 V		-6		
		V _{CC} = 2.7 V		-8		
		V _{CC} = 3 V		-12	1	
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		12		
	Low-level output current (A port)	V _{CC} = 2.7 V		12		
		V _{CC} = 3 V		24	٦.	
lol		V _{CC} = 1.65 V		2	mA	
	Law law law to what a surrount (D a ant)	V _{CC} = 2.3 V		6		
	Low-level output current (B port)	V _{CC} = 2.7 V		8		
		V _{CC} = 3 V		12		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74ALVCH162268 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES018J - AUGUST 1995 - REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP† N	MAX	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2			
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
		I _{OH} = -6 mA	2.3 V	2			
	A port		2.3 V	1.7			
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
		I _{OH} = -24 mA	3 V	2			
VOH		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -2 mA	1.65 V	1.2			
		I _{OH} = -4 mA	2.3 V	1.9			
	B port		2.3 V	1.7			
		$I_{OH} = -6 \text{ mA}$	3 V	2.4			
		$I_{OH} = -8 \text{ mA}$	2.7 V	2			
		I _{OH} = -12 mA	3 V	2			
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA	1.65 V		-	0.45	
		I _{OL} = 6 mA	2.3 V			0.4	
	A port		2.3 V			0.7	
	I _{OL} = 12 mA	I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V		-	0.55	
V_{OL}		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2	V
-		I _{OL} = 2 mA	1.65 V			0.45	
		I _{OL} = 4 mA	2.3 V			0.4	
	B port		2.3 V			0.55	
	'	I _{OL} = 6 mA	3 V			0.55	
		I _{OL} = 8 mA	2.7 V			0.6	
		I _{OL} = 12 mA	3 V			0.8	
II		V _I = V _{CC} or GND	3.6 V			±5	μΑ
		V _I = 0.58 V		25			
		V _I = 1.07 V	1.65 V	-25			
		V _I = 0.7 V		45			
I _I (hold)	V _I = 1.7 V	2.3 V	-45			μΑ
1(11010	,	V _I = 0.8 V		75			pa t
		V _I = 2 V	3 V	-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V		<u>+</u>	±500	
loz§		V _O = V _{CC} or GND	3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ
ΔlCC		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	V _I = V _{CC} or GND	3.3 V		3.5		pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		9		pF

 $[\]mbox{\$ For I/O ports, the parameter I}_{\mbox{OZ}}$ includes the input leakage current.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SCES018J - AUGUST 1995 - REVISED AUGUST 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} =		VCC =	2.7 V	V _{CC} =		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			120		125		150	MHz	
t _W	Pulse duration, CLK high or lo	ow	3.3		3.3		3.3		ns	
		A data before CLK↑	4.5		4		3.4			
		B data before CLK↑	0.8		1.2		1			
١.	Outros Care	SEL before CLK↑	1.4		1.6		1.3			
t _{su}	Setup time	CLKENA1 or CLKENA2 before CLK↑	3.6		3.4		2.8		ns	
		CLKEN1B or CLKEN2B before CLK↑	3.2		3		2.5			
		OE before CLK↑	4.2		3.9		3.2			
		A data after CLK↑	0		0		0.2			
		B data after CLK↑	1.3		1.2		1.3			
t tald Co	SEL after CLK↑	1		1		1				
th	Hold time	CLKENA1 or CLKENA2 after CLK↑	0.1		0.1		0.4		ns	
		CLKEN1B or CLKEN2B after CLK↑	0.1		0		0.5			
		OE after CLK↑ after CLK↑	0		0		0.2			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO	V _{CC} = 1.8 V	V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =		UNIT	
	(INPUT)	(OUTPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				120		125		150		MHz	
		В	8	1.6	6.1		5.9	1.8	5.4		
	OL K	A (1B)	8	1.6	5.8		5.4	1.7	4.8		
^t pd	CLK	A (2B)	8	1.6	5.8		5.3	1.8	4.8	ns	
		A (SEL)	11	2.5	7.3		6.5	2.4	5.8		
t _{en}	CLK	В	12	2.7	7.2		6.8	2.6	6.1	ns	
^t dis	CLK	В	10	2.8	7.2		6.1	2.5	5.9	ns	
t _{en}	CLK	А	9	2	6.2		5.6	1.8	5.1	ns	
^t dis	CLK	А	9	2	6.5		5.4	2.1	5	ns	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CO	IDITIONS	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
	TANAMETER		TEST COI	NUTTIONS	TYP	TYP	UNIT
<u> </u>	Dower dissipation conscitance	Outputs enabled	C: - 50 pF	f = 10 MHz	87	120	pF
Cpd	Power dissipation capacitance	Outputs disabled	$C_L = 50 pF$,	I = 10 WIHZ	80.5	118	ρг




PARAMETER MEASUREMENT INFORMATION



TEST	S1
^t pd	Open
^t PLZ ^{/t} PZL	V _{LOAD}
^t PHZ ^{/t} PZH	GND

LOAD CIRCUIT

W	INPUT		\/	V	0.	D.	V
Vcc	٧ _I	t _r /t _f	VΜ	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V ± 0.15 V	VCC	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
$2.5\pm0.2~V$	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated