

SCAS302J - JANUARY 1993 - REVISED AUGUST 2003

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 7.4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})

SN54LVC646A . . . JT OR W PACKAGE SN74LVC646A . . . DB, DW, NS, OR PW PACKAGE



- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



NC - No internal connection

description/ordering information

The SN54LVC646A octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC646A octal bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

ORDERING INFORMATION

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 014	Tube of 25	SN74LVC646ADW	11/00404
	SOIC - DW	Reel of 2000	SN74LVC646ADWR	LVC646A
	SOP - NS	Reel of 2000	SN74LVC646ANSR	LVC646A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LVC646ADBR	LC646A
		Tube of 60	SN74LVC646APW	
	TSSOP - PW	Reel of 2000	SN74LVC646APWR	LC646A
		Reel of 250	SN74LVC646APWT	
	CDIP – JT	Tube of 15	SNJ54LVC646AJT	SNJ54LVC646AJT
–55°C to 125°C	CFP – W	Tube of 85	SNJ54LVC646AW	SNJ54LVC646AW
	LCCC - FK	Tube of 42	SNJ54LVC646AFK	SNJ54LVC646AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J - JANUARY 1993 - REVISED AUGUST 2003

description/ordering information (continued)

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC646A devices.

Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data is stored in one register and B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE

	INPUTS				DAT	A I/O	ODED ATION OF FUNCTION	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Х	Х	Input Unspecified [†]		Store A, B unspecified [†]
Х	X	Χ	\uparrow	X	Χ	Unspecified [†] Input		Store B, A unspecified [†]
Н	Х	1	↑	Х	Х	Input	Input	Store A and B data
Н	Χ	H or L	H or L	X	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input Output		Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

[†] The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCAS302J - JANUARY 1993 - REVISED AUGUST 2003





Figure 1. Bus-Management Functions



SCAS302J – JANUARY 1993 – REVISED AUGUST 2003

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NS, PW, and W packages.

SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J - JANUARY 1993 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		0.5 V to 6.5 V
Voltage range applied to any output in the high-		
(see Note 1)		0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V _O	
(see Notes 1 and 2)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		
Continuous output current, IO		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	DB package	63°C/W
	DW package	46°C/W
	NS package	65°C/W
	PW package	88°C/W
Storage temperature range, T _{sto}	. •	

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54L	VC646A	SN74L\	/C646A		
			MIN	MAX	MIN	MAX	UNIT	
		Operating	2	3.6	1.65	3.6	.,	
VCC	Supply voltage	Data retention only	1.5		1.5		V	
		V _{CC} = 1.65 V to 1.95 V			0.65×V _{CC}			
ViH	High-level input voltage	V _{CC} = 2.3 V to 2.7 V			1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2		2			
		V _{CC} = 1.65 V to 1.95 V				0.35×V _{CC}		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ 0.8			0.8			
٧ _I	Input voltage		0	5.5	0	5.5	V	
		High or low state	0	Vcc	0	VCC	.,	
VO	Output voltage	3-state	0	5.5	0	5.5	٧	
		V _{CC} = 1.65 V				-4		
		V _{CC} = 2.3 V				-8		
ЮН	High-level output current	V _{CC} = 2.7 V		-12		-12	mA	
		VCC = 3 V		-24		-24		
		V _{CC} = 1.65 V				4		
		V _{CC} = 2.3 V				8] .	
lOL	Low-level output current	V _{CC} = 2.7 V		12		12	mA	
		VCC = 3 V		24		24		
Δt/Δν	Input transition rise or fall rate			10		10	ns/V	
T _A	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54LVC646A, SN74LVC646A **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS

SCAS302J - JANUARY 1993 - REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN54	4LVC646	A	SN74	LVC646	A			
		TEST CONDITIONS	VCC	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT		
		100.4	1.65 V to 3.6 V				V _{CC} -0.2					
Vон		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2								
		$I_{OH} = -4 \text{ mA}$	1.65 V				1.2					
Vон		I _{OH} = -8 mA	2.3 V				1.7			V		
VOH		10 1	2.7 V	2.2			2.2					
		I _{OH} = -12 mA	3 V	2.4			2.4					
		I _{OH} = -24 mA	3 V	2.2			2.2					
		Jan - 100 mA	1.65 V to 3.6 V						0.2			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2						
		I _{OL} = 4 mA	1.65 V						0.45	V		
		$I_{OL} = 8 \text{ mA}$	2.3 V						0.7	V		
		I _{OL} = 12 mA	2.7 V			0.4			0.4			
		I _{OL} = 24 mA	3 V			0.55			0.55			
П	Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±5			±5	μΑ		
l _{off}		V_I or $V_O = 5.5 V$	0						±10	μΑ		
loz‡		V _O = 0 to 5.5 V	3.6 V			±15			±10	μΑ		
		V _I = V _{CC} or GND				10			10			
ICC		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$	= 0 3.6 V			10			10	μΑ		
ΔICC		One input at V _{CC} – 0.6 V Other inputs at V _{CC} or GND	/, 2.7 V to 3.6 V			500			500	μА		
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4.5			4.5		pF		
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7.5			7.5		pF		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LV	/C646A		
		VCC =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	
fclock	Clock frequency		150		150	MHz
t _W	Pulse duration	3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.6		1.5		ns
th	Hold time, data after CLK↑	1.7	·	1.7		ns



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This applies in the disabled state only.

SCAS302J - JANUARY 1993 - REVISED AUGUST 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

					SN74LV	/C646A	646A				
		V _{CC} = ± 0.1			= 2.5 V 0.2 V V _{CC} = 2.7 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		†		†		150		150	MHz	
t _W	Pulse duration	†		†		3.3		3.3		ns	
t _{su}	Setup time, data before CLK↑	†		†		1.6		1.5		ns	
th	Hold time, data after CLK↑	†		†		1.7		1.7		ns	

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LVC646A					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT		
				MAX	MIN	MAX			
f _{max}			150		150		MHz		
	A or B	B or A		7.9	1	7.4			
t _{pd}	CLK	A D		8.8	1	8.4	ns		
·	SBA or SAB	A or B		9.9	1	8.6			
t _{en}	ŌĒ	Α		10.2	1	8.2	ns		
^t dis	ŌĒ	А		8.9	1	7.5	ns		
t _{en}	DIR	В		10.4	1	8.3	ns		
^t dis	DIR	В		8.7	1	7.9	ns		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

						SN74L\	/C646A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		†		150		150		MHz
	A or B	B or A	†	†	†	†		7.9	1.4	7.4	
t _{pd}	CLK	A = = D	†	†	†	†		8.8	1.3	8.4	ns
	SBA or SAB	A or B	†	†	†	†		9.9	1.4	8.6	
t _{en}	OE	Α	†	†	†	†		10.2	1	8.2	ns
t _{dis}	ŌE	А	†	†	†	†		8.9	1	7.5	ns
t _{en}	DIR	В	†	†	†	†		10.4	1.2	8.3	ns
t _{dis}	DIR	В	†	†	†	†		8.7	1.1	7.9	ns

[†] This information was not available at the time of publication.



SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCAS302J - JANUARY 1993 - REVISED AUGUST 2003


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
			CONDITIONS	TYP	TYP	TYP		
C _{pd}	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	75	pF	
⊃pa	per transceiver	Outputs disabled	1 = 10 MH2	†	†	9		

 $[\]ensuremath{^{\dagger}}$ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1		
tPLH/tPHL	Open		
tPLZ/tPZL	VLOAD		
tPHZ/tPZH	GND		

.,	INF	PUTS			•	-	.,
Vcc	٧ _I	t _r /t _f	VM	VLOAD	CL	R_L	V_Δ
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms



JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

W (R-GDFP-F24)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
 - E. Index point is provided on cap for terminal identification only.



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated