
- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max tpd of 7.4 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- **Support Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Ioff Supports Partial-Power-Down Mode Operation
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description/ordering information


The SN54LVC652A octal bus transceiver and register is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation, and the SN74LVC652A octal bus transceiver and register is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

SN54LVC652A . . . JT OR W PACKAGE SN74LVC652A . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



#### SN54LVC652A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## ORDERING INFORMATION

TA	PACKA	PACKAGE†		TOP-SIDE MARKING
	SOIC - DW	Tube	SN74LVC652ADW	LVC652A
	30IC - DW	Tape and reel	SN74LVC652ADWR	LVC652A
–40°C to 85°C	SOP - NS	Tape and reel	SN74LVC652ANSR	LVC652A
	SSOP – DB	Tape and reel	SN74LVC652ADBR	LC652A
	TSSOP - PW	Tape and reel	SN74LVC652APWR	LC652A
	CDIP – JT	Tube	SNJ54LVC652AJT	SNJ54LVC652AJT
–55°C to 125°C	CFP – W	Tube	SNJ54LVC652AW	SNJ54LVC652AW
	LCCC – FK	Tube	SNJ54LVC652AFK	SNJ54LVC652AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



SCAS303K - JANUARY 1993 - REVISED AUGUST 2002

## description/ordering information (continued)

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC652A devices.

Data on the A or B data bus, or both, is stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to V<sub>CC</sub> through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

#### **FUNCTION TABLE**

		INP	UTS			DATA	1/0†	OPERATION OF FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	1	1	Χ	Χ	Input	Input	Store A and B data
Х	Н	1	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B
Н	Н	1	1	χ‡	Χ	Input	Output	Store A in both registers
L	Х	H or L	1	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	1	X	X‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

<sup>†</sup> The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.





Figure 1. Bus-Management Functions



## logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, NS, PW, and W packages.

SCAS303K - JANUARY 1993 - REVISED AUGUST 2002

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$\dots$ –0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	63°C/W
DW package	46°C/W
NS package	65°C/W
PW package	88°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			SN54LV	C652A	SN74L	/C652A	UNIT	
			MIN	MAX	MIN	MAX	UNII	
\/	Cumply yeltone	Operating	2	3.6	1.65	3.6	V	
Vcc	Supply voltage	Data retention only	1.5		1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V			0.65 × V <sub>CC</sub>			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2			
		V <sub>CC</sub> = 1.65 V to 1.95 V				0.35 × V <sub>CC</sub>		
VIL	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V				0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		0.8		
٧ <sub>I</sub>	Input voltage	•	0	5.5	0	5.5	V	
\/ -	Outrot valle as	High or low state	0	Vcc	0	VCC	V	
۷o	Output voltage	3-state	0	5.5	0	5.5	]	
		V <sub>CC</sub> = 1.65 V				-4		
1	Libert Level autout aumout	V <sub>CC</sub> = 2.3 V				-8	A	
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12		-12	mA	
		VCC = 3 V		-24		-24		
		V <sub>CC</sub> = 1.65 V				4		
	Law law law at autom and	V <sub>CC</sub> = 2.3 V				8	4	
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12		12	mA	
		V <sub>CC</sub> = 3 V		24		24		
Δt/Δν	Input transition rise or fall rate			5		5	ns/V	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS303K - JANUARY 1993 - REVISED AUGUST 2002

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETER	TEGT CONDITIONS		SN54	LVC652	4	SN74	LVC652	A				
PAI	RAMETER	TEST CONDITIONS	vcc	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT			
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V				V <sub>CC</sub> -0.2						
PARAMETER  VOH		ΙΟΗ = -100 μΑ	2.7 V to 3.6 V	V <sub>CC</sub> -0.2									
		I <sub>OH</sub> = -4 mA	1.65 V				1.2						
Vон		I <sub>OH</sub> = -8 mA	2.3 V				1.7			V			
		I <sub>OH</sub> = -12 mA	2.7 V	2.2			2.2						
		10H = -12 IIIA	3 V	2.4			2.4						
		I <sub>OH</sub> = -24 mA	3 V	2.2			2.2						
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V						0.2				
V <sub>OL</sub>		ΙΟΣ = 100 μΑ	2.7 V to 3.6 V			0.2							
		I <sub>OL</sub> = 4 mA	1.65 V						0.45	٧			
		I <sub>OL</sub> = 8 mA	2.3 V						0.7				
		I <sub>OL</sub> = 12 mA	2.7 V			0.4			0.4				
		I <sub>OL</sub> = 24 mA	3 V			0.55			0.55				
lį	Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±5			±5	μΑ			
l <sub>off</sub>		$V_I$ or $V_O = 5.5 V$	0						±10	μΑ			
loz‡		V <sub>O</sub> = 0 to 5.5 V	3.6 V			±15			±10	μΑ			
		V <sub>I</sub> = V <sub>CC</sub> or GND	2.6.1/			10			10	A			
ICC		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$ $I_{\text{O}} = 0$	3.6 V		-	10			10	μΑ			
Δlcc		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500			500	μΑ			
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4.5			4.5		pF			
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7.5			7.5		pF			

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LV	/C652A		
		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	
fclock	Clock frequency		80		100	MHz
t <sub>W</sub>	Pulse duration	3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.6		1.5	·	ns
t <sub>h</sub>	Hold time, data after CLK↑	0.5		1.5		ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>§</sup> This applies in the disabled state only.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

					SN74L\	/C652A				
		V <sub>CC</sub> =		V <sub>CC</sub> =		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		†		†		80		100	MHz
t <sub>W</sub>	Pulse duration	†		†		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	†		†		1.9		1.9	·	ns
th	Hold time, data after CLK↑	†	•	†		1.5		1.7		ns

<sup>†</sup> This information was not available at the time of publication.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LV	C652A		_
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN MAX		MIN	MAX	
f <sub>max</sub>			80		100		MHz
	A or B	B or A		7.8	1	7.4	
<sup>t</sup> pd	CLK	A or B		8.4	1	8	ns
	SAB or SBA	B or A		9.6	1	8.7	
t <sub>en</sub>	OEBA	А		8.9	1	7.4	ns
<sup>t</sup> dis	OEBA	Α		8.1	1	7.5	ns
t <sub>en</sub>	OEAB	В		8.6	1	7.1	ns
<sup>t</sup> dis	OEAB	В		7.7	1	7.4	ns

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN74LVC652A								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		†		80		100		MHz
	A or B	B or A	†	†	†	†		7.8	1.5	7.4	
<sup>t</sup> pd	CLK	A or B	†	†	†	†		8.4	1.5	8	ns
	SAB or SBA	B or A	†	†	†	†		9.6	1.5	8.7	
t <sub>en</sub>	OEBA	Α	†	†	†	†		8.9	1.5	7.4	ns
<sup>t</sup> dis	OEBA	А	†	†	†	†		8.1	1.5	7.5	ns
t <sub>en</sub>	OEAB	В	†	†	†	†		8.6	1.5	7.1	ns
<sup>t</sup> dis	OEAB	В	†	†	†	†		7.7	1.5	7.4	ns

<sup>†</sup> This information was not available at the time of publication.



SCAS303K - JANUARY 1993 - REVISED AUGUST 2002


# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	84	pF	
Ора	per transceiver	Outputs disabled	1 = 10 MH2	†	†	9.5	pr	

<sup>†</sup> This information was not available at the time of publication.




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

· ·	INI	PUTS	l v	V			V
Vcc	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	VM	VLOAD	CL	RL	$oldsymbol{v}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms



## JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

## **CERAMIC DUAL-IN-LINE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

## W (R-GDFP-F24)

#### **CERAMIC DUAL FLATPACK**



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
  - E. Index point is provided on cap for terminal identification only.




1

## FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

## **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

14-PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

## **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated